URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] - Rev 81

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
81	Updated synchronization in top level fifo modules.	mihad	7844d 21h	/pci/tags/rel_8/
79	Updated.	mihad	7848d 02h	/pci/tags/rel_8/
78	Old files with wrong names removed.	mihad	7848d 02h	/pci/tags/rel_8/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7848d 03h	/pci/tags/rel_8/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7851d 02h	/pci/tags/rel_8/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7854d 03h	/pci/tags/rel_8/
73	Bug fixes, testcases added.	mihad	7854d 03h	/pci/tags/rel_8/
72	* empty log message *	mihad	7901d 07h	/pci/tags/rel_8/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7908d 23h	/pci/tags/rel_8/
69	Changed BIST signal names etc..	mihad	7946d 06h	/pci/tags/rel_8/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7949d 16h	/pci/tags/rel_8/
67	Changed BIST signals for RAMs.	tadejm	7949d 20h	/pci/tags/rel_8/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7953d 07h	/pci/tags/rel_8/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7956d 05h	/pci/tags/rel_8/
64	The testcase I just added in previous revision repaired	mihad	7956d 07h	/pci/tags/rel_8/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7956d 09h	/pci/tags/rel_8/
62	Added BIST signals for RAMs.	mihad	7959d 02h	/pci/tags/rel_8/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7967d 02h	/pci/tags/rel_8/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7967d 03h	/pci/tags/rel_8/
58	Removed all logic from asynchronous reset network	mihad	7972d 03h	/pci/tags/rel_8/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7972d 09h	/pci/tags/rel_8/
56	Number of state bits define was removed	mihad	7973d 00h	/pci/tags/rel_8/
55	Changed state machine encoding to true one-hot	mihad	7973d 01h	/pci/tags/rel_8/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	8006d 02h	/pci/tags/rel_8/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	8006d 06h	/pci/tags/rel_8/
52	Oops, never before noticed that OC header is missing	mihad	8006d 10h	/pci/tags/rel_8/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8006d 10h	/pci/tags/rel_8/
50	Got rid of undef directives	mihad	8009d 02h	/pci/tags/rel_8/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	8009d 02h	/pci/tags/rel_8/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	8009d 03h	/pci/tags/rel_8/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] - Rev 81

Filtering Options