OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_9/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7937d 18h /pci/tags/rel_9/
67 Changed BIST signals for RAMs. tadejm 7937d 23h /pci/tags/rel_9/
66 Changed empty status generation in pciw_fifo_control.v mihad 7941d 10h /pci/tags/rel_9/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7944d 08h /pci/tags/rel_9/
64 The testcase I just added in previous revision repaired mihad 7944d 10h /pci/tags/rel_9/
63 Added additional testcase and changed rst name in BIST to trst mihad 7944d 12h /pci/tags/rel_9/
62 Added BIST signals for RAMs. mihad 7947d 05h /pci/tags/rel_9/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7955d 05h /pci/tags/rel_9/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7955d 06h /pci/tags/rel_9/
58 Removed all logic from asynchronous reset network mihad 7960d 06h /pci/tags/rel_9/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7960d 12h /pci/tags/rel_9/
56 Number of state bits define was removed mihad 7961d 03h /pci/tags/rel_9/
55 Changed state machine encoding to true one-hot mihad 7961d 03h /pci/tags/rel_9/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7994d 05h /pci/tags/rel_9/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7994d 08h /pci/tags/rel_9/
52 Oops, never before noticed that OC header is missing mihad 7994d 13h /pci/tags/rel_9/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7994d 13h /pci/tags/rel_9/
50 Got rid of undef directives mihad 7997d 05h /pci/tags/rel_9/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7997d 05h /pci/tags/rel_9/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7997d 05h /pci/tags/rel_9/
47 Known issues repaired mihad 7997d 11h /pci/tags/rel_9/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8002d 05h /pci/tags/rel_9/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8003d 11h /pci/tags/rel_9/
44 Added for testing of Configuration Cycles Type 1 mihad 8003d 11h /pci/tags/rel_9/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8003d 11h /pci/tags/rel_9/
42 Removed out of date files mihad 8015d 12h /pci/tags/rel_9/
40 From these Wrod files PDF were created - added future improvements tadej 8094d 03h /pci/tags/rel_9/
39 File not needed tadej 8094d 03h /pci/tags/rel_9/
38 This file is not needed tadej 8094d 06h /pci/tags/rel_9/
37 These files are not needed any more tadej 8094d 06h /pci/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.