URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_9/] - Rev 77

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7835d 16h	/pci/tags/rel_9/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7838d 16h	/pci/tags/rel_9/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7841d 17h	/pci/tags/rel_9/
73	Bug fixes, testcases added.	mihad	7841d 17h	/pci/tags/rel_9/
72	* empty log message *	mihad	7888d 21h	/pci/tags/rel_9/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7896d 12h	/pci/tags/rel_9/
69	Changed BIST signal names etc..	mihad	7933d 20h	/pci/tags/rel_9/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7937d 05h	/pci/tags/rel_9/
67	Changed BIST signals for RAMs.	tadejm	7937d 10h	/pci/tags/rel_9/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7940d 21h	/pci/tags/rel_9/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7943d 19h	/pci/tags/rel_9/
64	The testcase I just added in previous revision repaired	mihad	7943d 21h	/pci/tags/rel_9/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7943d 23h	/pci/tags/rel_9/
62	Added BIST signals for RAMs.	mihad	7946d 16h	/pci/tags/rel_9/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7954d 16h	/pci/tags/rel_9/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7954d 17h	/pci/tags/rel_9/
58	Removed all logic from asynchronous reset network	mihad	7959d 17h	/pci/tags/rel_9/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7959d 23h	/pci/tags/rel_9/
56	Number of state bits define was removed	mihad	7960d 14h	/pci/tags/rel_9/
55	Changed state machine encoding to true one-hot	mihad	7960d 14h	/pci/tags/rel_9/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	7993d 16h	/pci/tags/rel_9/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7993d 19h	/pci/tags/rel_9/
52	Oops, never before noticed that OC header is missing	mihad	7994d 00h	/pci/tags/rel_9/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7994d 00h	/pci/tags/rel_9/
50	Got rid of undef directives	mihad	7996d 16h	/pci/tags/rel_9/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7996d 16h	/pci/tags/rel_9/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	7996d 16h	/pci/tags/rel_9/
47	Known issues repaired	mihad	7996d 22h	/pci/tags/rel_9/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	8001d 16h	/pci/tags/rel_9/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8002d 22h	/pci/tags/rel_9/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_9/] - Rev 77

Filtering Options