OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] - Rev 75

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7901d 14h /pci/tags/rel_WB_B3/
73 Bug fixes, testcases added. mihad 7901d 14h /pci/tags/rel_WB_B3/
72 *** empty log message *** mihad 7948d 18h /pci/tags/rel_WB_B3/
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7956d 10h /pci/tags/rel_WB_B3/
69 Changed BIST signal names etc.. mihad 7993d 17h /pci/tags/rel_WB_B3/
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7997d 03h /pci/tags/rel_WB_B3/
67 Changed BIST signals for RAMs. tadejm 7997d 07h /pci/tags/rel_WB_B3/
66 Changed empty status generation in pciw_fifo_control.v mihad 8000d 18h /pci/tags/rel_WB_B3/
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 8003d 16h /pci/tags/rel_WB_B3/
64 The testcase I just added in previous revision repaired mihad 8003d 18h /pci/tags/rel_WB_B3/
63 Added additional testcase and changed rst name in BIST to trst mihad 8003d 20h /pci/tags/rel_WB_B3/
62 Added BIST signals for RAMs. mihad 8006d 13h /pci/tags/rel_WB_B3/
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 8014d 13h /pci/tags/rel_WB_B3/
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8014d 14h /pci/tags/rel_WB_B3/
58 Removed all logic from asynchronous reset network mihad 8019d 14h /pci/tags/rel_WB_B3/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 8019d 20h /pci/tags/rel_WB_B3/
56 Number of state bits define was removed mihad 8020d 11h /pci/tags/rel_WB_B3/
55 Changed state machine encoding to true one-hot mihad 8020d 12h /pci/tags/rel_WB_B3/
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8053d 13h /pci/tags/rel_WB_B3/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8053d 17h /pci/tags/rel_WB_B3/
52 Oops, never before noticed that OC header is missing mihad 8053d 21h /pci/tags/rel_WB_B3/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8053d 21h /pci/tags/rel_WB_B3/
50 Got rid of undef directives mihad 8056d 13h /pci/tags/rel_WB_B3/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8056d 13h /pci/tags/rel_WB_B3/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8056d 13h /pci/tags/rel_WB_B3/
47 Known issues repaired mihad 8056d 19h /pci/tags/rel_WB_B3/
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8061d 14h /pci/tags/rel_WB_B3/
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8062d 19h /pci/tags/rel_WB_B3/
44 Added for testing of Configuration Cycles Type 1 mihad 8062d 20h /pci/tags/rel_WB_B3/
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8062d 20h /pci/tags/rel_WB_B3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.