URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] - Rev 95

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
95	Removed this file, because it was too large - long download time.	mihad	7683d 01h	/pci/tags/rel_WB_B3/
94	Changed one critical PCI bus signal logic.	mihad	7683d 01h	/pci/tags/rel_WB_B3/
93	Added a test application!	mihad	7683d 09h	/pci/tags/rel_WB_B3/
92	Update!	mihad	7683d 09h	/pci/tags/rel_WB_B3/
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7718d 23h	/pci/tags/rel_WB_B3/
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7718d 23h	/pci/tags/rel_WB_B3/
89	Burst 2 error fixed.	mihad	7754d 23h	/pci/tags/rel_WB_B3/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7760d 22h	/pci/tags/rel_WB_B3/
87	Updated acording to RTL changes.	mihad	7772d 20h	/pci/tags/rel_WB_B3/
86	Entered the option to disable no response counter in wb master.	mihad	7772d 20h	/pci/tags/rel_WB_B3/
85	Changed Vendor ID defines.	mihad	7773d 00h	/pci/tags/rel_WB_B3/
84	Changed vendor ID.	mihad	7776d 19h	/pci/tags/rel_WB_B3/
83	Cleaned up the code. No functional changes.	mihad	7801d 17h	/pci/tags/rel_WB_B3/
81	Updated synchronization in top level fifo modules.	mihad	7815d 14h	/pci/tags/rel_WB_B3/
79	Updated.	mihad	7818d 19h	/pci/tags/rel_WB_B3/
78	Old files with wrong names removed.	mihad	7818d 19h	/pci/tags/rel_WB_B3/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7818d 19h	/pci/tags/rel_WB_B3/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7821d 18h	/pci/tags/rel_WB_B3/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7824d 19h	/pci/tags/rel_WB_B3/
73	Bug fixes, testcases added.	mihad	7824d 20h	/pci/tags/rel_WB_B3/
72	* empty log message *	mihad	7871d 23h	/pci/tags/rel_WB_B3/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7879d 15h	/pci/tags/rel_WB_B3/
69	Changed BIST signal names etc..	mihad	7916d 23h	/pci/tags/rel_WB_B3/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7920d 08h	/pci/tags/rel_WB_B3/
67	Changed BIST signals for RAMs.	tadejm	7920d 13h	/pci/tags/rel_WB_B3/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7923d 23h	/pci/tags/rel_WB_B3/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7926d 21h	/pci/tags/rel_WB_B3/
64	The testcase I just added in previous revision repaired	mihad	7927d 00h	/pci/tags/rel_WB_B3/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7927d 02h	/pci/tags/rel_WB_B3/
62	Added BIST signals for RAMs.	mihad	7929d 18h	/pci/tags/rel_WB_B3/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] - Rev 95

Filtering Options