URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 106

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7631d 15h	/pci/tags/rel_WB_B3/rtl/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7637d 00h	/pci/tags/rel_WB_B3/rtl/
94	Changed one critical PCI bus signal logic.	mihad	7683d 23h	/pci/tags/rel_WB_B3/rtl/
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7761d 19h	/pci/tags/rel_WB_B3/rtl/
86	Entered the option to disable no response counter in wb master.	mihad	7773d 17h	/pci/tags/rel_WB_B3/rtl/
83	Cleaned up the code. No functional changes.	mihad	7802d 14h	/pci/tags/rel_WB_B3/rtl/
81	Updated synchronization in top level fifo modules.	mihad	7816d 11h	/pci/tags/rel_WB_B3/rtl/
79	Updated.	mihad	7819d 16h	/pci/tags/rel_WB_B3/rtl/
78	Old files with wrong names removed.	mihad	7819d 16h	/pci/tags/rel_WB_B3/rtl/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7819d 16h	/pci/tags/rel_WB_B3/rtl/
73	Bug fixes, testcases added.	mihad	7825d 17h	/pci/tags/rel_WB_B3/rtl/
72	* empty log message *	mihad	7872d 20h	/pci/tags/rel_WB_B3/rtl/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7880d 12h	/pci/tags/rel_WB_B3/rtl/
69	Changed BIST signal names etc..	mihad	7917d 20h	/pci/tags/rel_WB_B3/rtl/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7921d 05h	/pci/tags/rel_WB_B3/rtl/
67	Changed BIST signals for RAMs.	tadejm	7921d 10h	/pci/tags/rel_WB_B3/rtl/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7924d 20h	/pci/tags/rel_WB_B3/rtl/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7927d 18h	/pci/tags/rel_WB_B3/rtl/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7927d 23h	/pci/tags/rel_WB_B3/rtl/
62	Added BIST signals for RAMs.	mihad	7930d 15h	/pci/tags/rel_WB_B3/rtl/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	7938d 15h	/pci/tags/rel_WB_B3/rtl/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	7938d 17h	/pci/tags/rel_WB_B3/rtl/
58	Removed all logic from asynchronous reset network	mihad	7943d 17h	/pci/tags/rel_WB_B3/rtl/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	7943d 23h	/pci/tags/rel_WB_B3/rtl/
56	Number of state bits define was removed	mihad	7944d 14h	/pci/tags/rel_WB_B3/rtl/
55	Changed state machine encoding to true one-hot	mihad	7944d 14h	/pci/tags/rel_WB_B3/rtl/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	7977d 19h	/pci/tags/rel_WB_B3/rtl/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	7978d 00h	/pci/tags/rel_WB_B3/rtl/
50	Got rid of undef directives	mihad	7980d 16h	/pci/tags/rel_WB_B3/rtl/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	7980d 16h	/pci/tags/rel_WB_B3/rtl/

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 106

Filtering Options