OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] - Rev 337

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
337 Initial attempt at a cache rhoads 5675d 03h /plasma/trunk/vhdl/
335 Use enable signal for byte_we rhoads 5716d 21h /plasma/trunk/vhdl/
334 Short time for averaging read signal for 12.5 MHz case rhoads 5726d 21h /plasma/trunk/vhdl/
333 Updated Altera lpm_ram_dp usage for Cyclone FPGAs rhoads 5726d 21h /plasma/trunk/vhdl/
332 Updated Altera lpm_ram_dp rhoads 5726d 21h /plasma/trunk/vhdl/
331 Commented out unconnected signals rhoads 5787d 21h /plasma/trunk/vhdl/
329 Fix interrupt line comment rhoads 5878d 19h /plasma/trunk/vhdl/
288 Added Ethernet MAC with DMA rhoads 6005d 19h /plasma/trunk/vhdl/
287 Added ethernet and flash control rhoads 6005d 19h /plasma/trunk/vhdl/
286 Added eth_dma rhoads 6005d 19h /plasma/trunk/vhdl/
285 Added eth_dma rhoads 6005d 21h /plasma/trunk/vhdl/
284 Removed unsupported branch likely opcodes rhoads 6005d 21h /plasma/trunk/vhdl/
280 Fix comment rhoads 6022d 19h /plasma/trunk/vhdl/
279 Expand read buffer size to two characters rhoads 6022d 19h /plasma/trunk/vhdl/
278 Fix refresh bug rhoads 6022d 19h /plasma/trunk/vhdl/
273 For DDR support rhoads 6044d 07h /plasma/trunk/vhdl/
265 Changed write_byte_enable to byte_we rhoads 6049d 05h /plasma/trunk/vhdl/
264 Latch address and byte_we in mem_ctrl.vhd rhoads 6049d 05h /plasma/trunk/vhdl/
263 Changed write_byte_enable to byte_we rhoads 6049d 05h /plasma/trunk/vhdl/
262 Changed comment rhoads 6049d 05h /plasma/trunk/vhdl/
261 Removed commented out lines rhoads 6049d 05h /plasma/trunk/vhdl/
260 Removed Xilinx use statements rhoads 6049d 05h /plasma/trunk/vhdl/
259 Support for DDR rhoads 6049d 05h /plasma/trunk/vhdl/
238 Xilinx Spartan-3 board pinout file rhoads 6235d 19h /plasma/trunk/vhdl/
204 Added comment about delaying reg_dest rhoads 6287d 02h /plasma/trunk/vhdl/
203 Fixed stages comment rhoads 6288d 06h /plasma/trunk/vhdl/
202 Defined outputing PC as stage #0 rhoads 6288d 06h /plasma/trunk/vhdl/
196 Explained how to remove mult.vhd and use SW multiplication and division. rhoads 6335d 23h /plasma/trunk/vhdl/
194 Implemented BREAK and SYSCALL opcodes rhoads 6353d 02h /plasma/trunk/vhdl/
186 Change memory_type to "XILINX_16X" rhoads 6369d 19h /plasma/trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.