OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Add scall/ecall, sbreak/ebreak and timer interrupt tests skordal 3285d 05h /potato/
50 Update test environment to the new supervisor ISA skordal 3297d 05h /potato/
49 Correct spelling of "privileged" skordal 3307d 04h /potato/
48 Create branch for upgrading to the new privileged ISA skordal 3307d 04h /potato/
47 Tag version 0.1 of the Potato Processor skordal 3307d 12h /potato/
46 Remove branch: cache-playground skordal 3310d 06h /potato/
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.
skordal 3310d 06h /potato/
44 Add instruction cache and use the WB adapter as dmem interface skordal 3310d 07h /potato/
43 Improve instruction fetch logic skordal 3310d 07h /potato/
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3310d 07h /potato/
41 Make continouous status register reads asynchronous skordal 3310d 07h /potato/
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.
skordal 3310d 07h /potato/
39 Disable IRQs when handling exceptions skordal 3310d 07h /potato/
38 Add "Hello World" test application skordal 3310d 08h /potato/
37 Add macro to set the TOHOST register from C code skordal 3310d 08h /potato/
36 Ensure correct read of CSR after stall skordal 3310d 08h /potato/
35 Prevent jumping/branching when stalling skordal 3310d 08h /potato/
34 Prevent flushing the pipeline if it is stalling skordal 3310d 08h /potato/
33 Ensure correct read of CSR after stall skordal 3310d 08h /potato/
32 Prevent jumping/branching when stalling skordal 3313d 05h /potato/
31 Prevent flushing the pipeline if it is stalling skordal 3313d 06h /potato/
30 Add testcase for a combination of instructions that fail when using cache skordal 3315d 11h /potato/
29 Add reset functionality for the WB arbiter state machine skordal 3318d 06h /potato/
28 Add rudimentary User's manual skordal 3324d 05h /potato/
27 Prevent exceptions from being taken while stalling skordal 3324d 07h /potato/
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3324d 10h /potato/
25 Add placeholder cache modules and a wishbone arbiter skordal 3326d 15h /potato/
24 Remove unused STRINGIFY macros skordal 3327d 04h /potato/
23 Create branch to use for implementing a cache skordal 3327d 04h /potato/
22 Fix the potato_get_badvaddr() macro skordal 3327d 04h /potato/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.