URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] - Rev 63

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
63	Upgrade makefiles for use with the upgraded toolchain	skordal	3212d 02h	/potato/
62	Add a couple of missing signals to a sensitivity list	skordal	3240d 03h	/potato/
61	Add 7-segment display controller to the Potato SoC	skordal	3241d 07h	/potato/
60	Remove out-of-date comment	skordal	3254d 23h	/potato/
59	Remove branch: "new-privileged-isa"	skordal	3275d 00h	/potato/
58	Merge branch new-privileged-isa (r48-r57) into trunk This adds support for the newly published supervisor extensions version 1.7. In addition, a processor datasheet has been added and the timer_clk signal has been properly connected in the example design and the SoC testbench.	skordal	3275d 03h	/potato/
57	Add processor datasheet	skordal	3275d 03h	/potato/
56	Remove old and outdated processor manual	skordal	3275d 04h	/potato/
55	Use timer_clk for the example design and SoC testbench	skordal	3275d 05h	/potato/
54	Update benchmarks to work with supervisor spec v1.7	skordal	3279d 19h	/potato/
53	Upgrade processor core to conform to the supervisor spec v1.7	skordal	3281d 20h	/potato/
52	Correct .data section of sw-jal test	skordal	3281d 20h	/potato/
51	Add scall/ecall, sbreak/ebreak and timer interrupt tests	skordal	3281d 20h	/potato/
50	Update test environment to the new supervisor ISA	skordal	3293d 21h	/potato/
49	Correct spelling of "privileged"	skordal	3303d 20h	/potato/
48	Create branch for upgrading to the new privileged ISA	skordal	3303d 20h	/potato/
47	Tag version 0.1 of the Potato Processor	skordal	3304d 04h	/potato/
46	Remove branch: cache-playground	skordal	3306d 22h	/potato/
45	Merge branch cache-playground (r23-r30 and r34-r44) into trunk This primarily adds the following features the the processor: - A direct-mapped instruction cache with configurable cache line width and number of cache lines. - Various bug fixes for bugs that appeared when the processor could run instructions at full speed but had to stall for data. - A "Hello World" test application.	skordal	3306d 22h	/potato/
44	Add instruction cache and use the WB adapter as dmem interface	skordal	3306d 22h	/potato/
43	Improve instruction fetch logic	skordal	3306d 22h	/potato/
42	Move check for stall from irq_asserted to exception_taken in EX stage	skordal	3306d 22h	/potato/
41	Make continouous status register reads asynchronous	skordal	3306d 22h	/potato/
40	Reduce example design clock frequency to 50 MHz - Also includes a minor change to make the address decoder/interconnect work better with burst transfers.	skordal	3306d 22h	/potato/
39	Disable IRQs when handling exceptions	skordal	3306d 22h	/potato/
38	Add "Hello World" test application	skordal	3306d 23h	/potato/
37	Add macro to set the TOHOST register from C code	skordal	3306d 23h	/potato/
36	Ensure correct read of CSR after stall	skordal	3307d 00h	/potato/
35	Prevent jumping/branching when stalling	skordal	3307d 00h	/potato/
34	Prevent flushing the pipeline if it is stalling	skordal	3307d 00h	/potato/

Browse

Tools

Subversion Repositories potato

[/] [potato/] - Rev 63

Filtering Options