OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] [trunk/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Merge branch cache-playground (r23-r30 and r34-r44) into trunk

This primarily adds the following features the the processor:
- A direct-mapped instruction cache with configurable cache line width and
number of cache lines.
- Various bug fixes for bugs that appeared when the processor could run
instructions at full speed but had to stall for data.
- A "Hello World" test application.		 skordal 3309d 09h /potato/trunk/
36 Ensure correct read of CSR after stall skordal 3309d 11h /potato/trunk/
35 Prevent jumping/branching when stalling skordal 3309d 11h /potato/trunk/
34 Prevent flushing the pipeline if it is stalling skordal 3309d 11h /potato/trunk/
28 Add rudimentary User's manual skordal 3323d 08h /potato/trunk/
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.		 skordal 3323d 13h /potato/trunk/
24 Remove unused STRINGIFY macros skordal 3326d 07h /potato/trunk/
22 Fix the potato_get_badvaddr() macro skordal 3326d 07h /potato/trunk/
21 Upgrade the example design to use a 60 MHz system clock skordal 3326d 07h /potato/trunk/
20 Fix SHA256 benchmark crash by storing all registers on exception handler entry

This problem will disappear when the processor is updated to conform to the
new supervisor specification, which will allow us to use a compiler that
conforms to the new "official" ABI.		 skordal 3326d 08h /potato/trunk/
19 SHA256 benchmark: allow compiler to inline at will skordal 3326d 08h /potato/trunk/
18 instr_misalign_check: add do_jump to sensitivity list skordal 3328d 08h /potato/trunk/
17 Improve detection of unaligned instructions skordal 3332d 14h /potato/trunk/
16 Correct grammar in source code comment skordal 3332d 15h /potato/trunk/
15 SHA256 benchmark: fix Makefile syntax error skordal 3339d 07h /potato/trunk/
14 Improve detection of invalid instructions skordal 3339d 08h /potato/trunk/
13 Add SHA256 benchmark code skordal 3339d 12h /potato/trunk/
12 Update example design with correct bug-report URL and testbenches skordal 3339d 15h /potato/trunk/
11 Correct FIFO file header skordal 3339d 15h /potato/trunk/
10 Add missing FIFO module skordal 3344d 09h /potato/trunk/
9 Remove dependency on a non-existent target in the Makefile skordal 3344d 09h /potato/trunk/
8 Clarify instruction ROM naming in the example design README skordal 3351d 11h /potato/trunk/
7 Add test design for the Nexys 4 board from Digilent skordal 3351d 11h /potato/trunk/
6 Add ISA tests skordal 3351d 12h /potato/trunk/
5 Update the README, remove .md extension skordal 3353d 17h /potato/trunk/
4 Add license skordal 3353d 17h /potato/trunk/
3 Fix bug reporting URL skordal 3353d 17h /potato/trunk/
2 Initial commit skordal 3353d 20h /potato/trunk/
1 The project and the structure was created root 3364d 22h /potato/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.