OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Should assign all the 4 bits of completion signal the same value. fafa1971 5726d 01h /s1_core/trunk/
100 SPU removed by hand. fafa1971 5726d 02h /s1_core/trunk/
99 This bridge follows the rules stated in paragraph 6.8 of book "OpenSPARC Internals"
in order to stall all the threads while serving a single request.		 fafa1971 5726d 18h /s1_core/trunk/
98 Added stall/resume signals from bridge to SPARC Core. fafa1971 5726d 19h /s1_core/trunk/
97 Changed hack to insert stall signal into the core (following OpenSPARC Internals book) fafa1971 5726d 19h /s1_core/trunk/
96 File lists with updated SPARC Core code. fafa1971 5742d 00h /s1_core/trunk/
95 Files from OpenSPARCT1.1.6 with the SPU instance removed from the sparc.v top-level. fafa1971 5742d 00h /s1_core/trunk/
94 Removed files with dependencies from the SPU. fafa1971 5742d 00h /s1_core/trunk/
93 Now uses a local version of sparc.v with SPU instance removed by hand. fafa1971 5742d 01h /s1_core/trunk/
92 Added top-level of SPARC Core with SPU section removed (will be copied by update_sparccore). fafa1971 5742d 01h /s1_core/trunk/
91 Filelists updated according to preprocessed files from OpenSPARC T1 1.6 fafa1971 5845d 18h /s1_core/trunk/
90 Added newer files from OpenSPARC T1 1.6 preprocessed with "update_sparccore -ee" fafa1971 5845d 18h /s1_core/trunk/
89 Removed files originated from OpenSPARC T1 Design 1.5 preprocessed with "update_sparccore -me" fafa1971 5845d 18h /s1_core/trunk/
88 After one year found time to translate Giovanni Di Blasi's comments to boot code! fafa1971 5847d 20h /s1_core/trunk/
87 Corrected comment delimiter. fafa1971 5974d 06h /s1_core/trunk/
86 Added 'lain.ux'-style checks for environment vars to be set (I lost data as well!!!). fafa1971 5987d 01h /s1_core/trunk/
85 GREAT synthesis script!!! Performs all bottom-up synthesis without errors. fafa1971 5989d 03h /s1_core/trunk/
84 Again, used module names instead than instance names in bottom-up synthesis approach. fafa1971 5989d 06h /s1_core/trunk/
83 Decreased clock frequency from 250 to 200 MHz. fafa1971 5996d 01h /s1_core/trunk/
82 DC synthesis script modified according to the fabolous manual (RTFM...). fafa1971 6007d 01h /s1_core/trunk/
81 Sorry, I made a mistake in the waveform of the clock! fafa1971 6007d 05h /s1_core/trunk/
80 Hyerarchical report_area. fafa1971 6010d 01h /s1_core/trunk/
79 Relaxed timing, added flatten and hyerarchical report_area. fafa1971 6010d 01h /s1_core/trunk/
78 Relaxed timing and added flatten command. fafa1971 6010d 01h /s1_core/trunk/
77 Now includes comments (in Italian!) fafa1971 6094d 23h /s1_core/trunk/
76 Changed again from DB export to DDC export fafa1971 6109d 22h /s1_core/trunk/
75 Changed preprocessing for DC synthesis fafa1971 6110d 02h /s1_core/trunk/
74 Updated filelists. fafa1971 6110d 02h /s1_core/trunk/
73 New version of scripts for DC and to compile boot code fafa1971 6110d 02h /s1_core/trunk/
72 Modified RAM address from 0x400C0 to 0x4C000 fafa1971 6116d 09h /s1_core/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.