OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] - Rev 131

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 SdClockMaster added to regression tests rkastl 4923d 18h /sdhc-sc-core/trunk/
130 SdClockMaster: Formal verification rkastl 4923d 18h /sdhc-sc-core/trunk/
129 SdClockMaster: Redesigned, not finished. Tb with PSL assertions. rkastl 4923d 18h /sdhc-sc-core/trunk/
128 Sim: Support for psl files added. rkastl 4923d 18h /sdhc-sc-core/trunk/
127 Thesis: Restructured SDHC chapter. rkastl 4923d 18h /sdhc-sc-core/trunk/
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.
rkastl 4923d 18h /sdhc-sc-core/trunk/
125 Write works in simulation rkastl 4923d 18h /sdhc-sc-core/trunk/
124 Write: SdClk is disabled, if no data is available. rkastl 4923d 18h /sdhc-sc-core/trunk/
123 Write: Must be able to halt SdClk, rest is done. rkastl 4923d 18h /sdhc-sc-core/trunk/
122 SdController: Initial read support rkastl 4923d 21h /sdhc-sc-core/trunk/
121 SdWbSlave inserted into SdTop. SdController does not use it yet. rkastl 4923d 21h /sdhc-sc-core/trunk/
120 SdWbSlave: ClassicRead and ClassicWrite work rkastl 4923d 21h /sdhc-sc-core/trunk/
119 SdWb: Synchronization of operation to SdController done, but needs
testing.
rkastl 4923d 21h /sdhc-sc-core/trunk/
118 EdgeDetector added. rkastl 4923d 21h /sdhc-sc-core/trunk/
117 Removed unused units. rkastl 4923d 21h /sdhc-sc-core/trunk/
116 Wishbone interface for sd core started rkastl 4923d 21h /sdhc-sc-core/trunk/
115 WbSlave: New header. rkastl 4923d 21h /sdhc-sc-core/trunk/
114 Read works with model too. rkastl 4923d 21h /sdhc-sc-core/trunk/
113 Read with single block works on cards, but not in simulation. SdData.sv
sends data with one "XXXX" cycle right before the crc.
rkastl 4923d 21h /sdhc-sc-core/trunk/
112 Save wide mode with out gHighSpeedMode = true rkastl 4923d 21h /sdhc-sc-core/trunk/
111 Sclk moved to neg. edge -> setup and hold times for fast mode are easier
to reach. (only micro sd does not work in fast mode).
rkastl 4923d 21h /sdhc-sc-core/trunk/
110 All except microsd work in highspeed mode. rkastl 4923d 21h /sdhc-sc-core/trunk/
109 Added a data ram. rkastl 4923d 21h /sdhc-sc-core/trunk/
108 Added a ram to the testbed rkastl 4923d 21h /sdhc-sc-core/trunk/
107 Forgot to add Counter in last commit. rkastl 4923d 21h /sdhc-sc-core/trunk/
106 Fixes #29: All cards respond, but they do not all work. rkastl 4923d 21h /sdhc-sc-core/trunk/
105 Changing speed works! refs #33 rkastl 4923d 21h /sdhc-sc-core/trunk/
104 SdController: Configuration ready to switch to high speed, refs #33 rkastl 4923d 21h /sdhc-sc-core/trunk/
103 SdController: Checking speed works rkastl 4923d 21h /sdhc-sc-core/trunk/
102 SdController: Enabling wide mode works, refs #33 rkastl 4923d 21h /sdhc-sc-core/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.