OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4525d 04h /sdr_ctrl/
36 Clean up dinesha 4525d 19h /sdr_ctrl/
35 Updated the New Documents - ver 0.1 dinesha 4525d 20h /sdr_ctrl/
34 Removed the older version dinesha 4525d 21h /sdr_ctrl/
33 clean up dinesha 4525d 21h /sdr_ctrl/
32 Debug is enable through +define dinesha 4527d 20h /sdr_ctrl/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4527d 20h /sdr_ctrl/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4527d 20h /sdr_ctrl/
29 SDRAM top and core related run file list are added into svn dinesha 4527d 20h /sdr_ctrl/
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4527d 20h /sdr_ctrl/
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4528d 18h /sdr_ctrl/
26 invalid log files are removed dinesha 4528d 18h /sdr_ctrl/
25 tb.sv is renamed as tb_top dinesha 4528d 19h /sdr_ctrl/
24 Clean Up dinesha 4528d 19h /sdr_ctrl/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4530d 00h /sdr_ctrl/
22 Pad sdram clock added dinesha 4530d 00h /sdr_ctrl/
21 Clean up dinesha 4530d 00h /sdr_ctrl/
20 8 Bit SDARM support is added dinesha 4531d 19h /sdr_ctrl/
19 8 Bit SDRAM Support added dinesha 4531d 19h /sdr_ctrl/
18 8 Bit SDRAM Support is added dinesha 4531d 19h /sdr_ctrl/
17 micron 8 bit memory models are added into svn dinesha 4531d 19h /sdr_ctrl/
16 8 Bit SDRAM Support is added dinesha 4531d 19h /sdr_ctrl/
15 Port cleanup dinesha 4534d 20h /sdr_ctrl/
14 Unnecessary device config are removed dinesha 4534d 20h /sdr_ctrl/
13 column bit are made progrmmable dinesha 4534d 20h /sdr_ctrl/
12 Column Bits are made programmable dinesha 4534d 20h /sdr_ctrl/
11 SDRAM Specification document added into SVN dinesha 4537d 21h /sdr_ctrl/
10 Waveform files are added into SVN dinesha 4537d 21h /sdr_ctrl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4538d 21h /sdr_ctrl/
8 test bench files are added into SVN dinesha 4538d 21h /sdr_ctrl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.