OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Control path request and data are register now for better FPGA timing dinesha 4507d 05h /sdr_ctrl/trunk/
58 Read Data is register on RD_FAST=0 case dinesha 4507d 05h /sdr_ctrl/trunk/
57 Synthesis constraints are added dinesha 4507d 20h /sdr_ctrl/trunk/
56 FPGA Synth optimisation dinesha 4507d 21h /sdr_ctrl/trunk/
55 FPGA Synthesis timing optimisation dinesha 4507d 21h /sdr_ctrl/trunk/
54 FPGA Timing Optimisation dinesha 4510d 19h /sdr_ctrl/trunk/
53 Test bench upgradation dinesha 4511d 19h /sdr_ctrl/trunk/
52 Documentation update for request control and transfer control block dinesha 4511d 19h /sdr_ctrl/trunk/
51 FPGA relating timing optimisation done dinesha 4511d 20h /sdr_ctrl/trunk/
50 Bug fix the request length is fixe dinesha 4513d 23h /sdr_ctrl/trunk/
49 clean up dinesha 4514d 22h /sdr_ctrl/trunk/
48 top-level cleanup dinesha 4514d 23h /sdr_ctrl/trunk/
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4514d 23h /sdr_ctrl/trunk/
46 test bench upgrade + rtl cleanup dinesha 4516d 23h /sdr_ctrl/trunk/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4517d 04h /sdr_ctrl/trunk/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4519d 02h /sdr_ctrl/trunk/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4519d 03h /sdr_ctrl/trunk/
42 Bug fix in read access is fixed dinesha 4519d 04h /sdr_ctrl/trunk/
41 Updated Spec ver 0.1 is added back to svn dinesha 4519d 05h /sdr_ctrl/trunk/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4519d 22h /sdr_ctrl/trunk/
39 Test Bench upgradation with bigger data burst size dinesha 4519d 22h /sdr_ctrl/trunk/
38 Port Name clean up dinesha 4521d 03h /sdr_ctrl/trunk/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4521d 05h /sdr_ctrl/trunk/
36 Clean up dinesha 4521d 20h /sdr_ctrl/trunk/
35 Updated the New Documents - ver 0.1 dinesha 4521d 21h /sdr_ctrl/trunk/
34 Removed the older version dinesha 4521d 22h /sdr_ctrl/trunk/
33 clean up dinesha 4521d 22h /sdr_ctrl/trunk/
32 Debug is enable through +define dinesha 4523d 21h /sdr_ctrl/trunk/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4523d 21h /sdr_ctrl/trunk/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4523d 21h /sdr_ctrl/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.