OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Control path request and data are register now for better FPGA timing dinesha 4498d 21h /sdr_ctrl/trunk/rtl/
58 Read Data is register on RD_FAST=0 case dinesha 4498d 21h /sdr_ctrl/trunk/rtl/
55 FPGA Synthesis timing optimisation dinesha 4499d 13h /sdr_ctrl/trunk/rtl/
54 FPGA Timing Optimisation dinesha 4502d 11h /sdr_ctrl/trunk/rtl/
51 FPGA relating timing optimisation done dinesha 4503d 11h /sdr_ctrl/trunk/rtl/
50 Bug fix the request length is fixe dinesha 4505d 15h /sdr_ctrl/trunk/rtl/
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4506d 14h /sdr_ctrl/trunk/rtl/
46 test bench upgrade + rtl cleanup dinesha 4508d 15h /sdr_ctrl/trunk/rtl/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4508d 19h /sdr_ctrl/trunk/rtl/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4510d 17h /sdr_ctrl/trunk/rtl/
42 Bug fix in read access is fixed dinesha 4510d 19h /sdr_ctrl/trunk/rtl/
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4511d 14h /sdr_ctrl/trunk/rtl/
38 Port Name clean up dinesha 4512d 19h /sdr_ctrl/trunk/rtl/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4512d 21h /sdr_ctrl/trunk/rtl/
36 Clean up dinesha 4513d 11h /sdr_ctrl/trunk/rtl/
33 clean up dinesha 4513d 14h /sdr_ctrl/trunk/rtl/
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4515d 12h /sdr_ctrl/trunk/rtl/
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4517d 16h /sdr_ctrl/trunk/rtl/
16 8 Bit SDRAM Support is added dinesha 4519d 11h /sdr_ctrl/trunk/rtl/
15 Port cleanup dinesha 4522d 12h /sdr_ctrl/trunk/rtl/
13 column bit are made progrmmable dinesha 4522d 12h /sdr_ctrl/trunk/rtl/
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4526d 13h /sdr_ctrl/trunk/rtl/
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4527d 11h /sdr_ctrl/trunk/rtl/
3 SDRAM controller core files are checked in dinesha 4533d 21h /sdr_ctrl/trunk/rtl/
2 dinesha 4536d 13h /sdr_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.