OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4072d 01h /sdr_ctrl/trunk/verif/tb/
56 FPGA Synth optimisation dinesha 4510d 00h /sdr_ctrl/trunk/verif/tb/
53 Test bench upgradation dinesha 4513d 22h /sdr_ctrl/trunk/verif/tb/
49 clean up dinesha 4517d 01h /sdr_ctrl/trunk/verif/tb/
48 top-level cleanup dinesha 4517d 01h /sdr_ctrl/trunk/verif/tb/
46 test bench upgrade + rtl cleanup dinesha 4519d 02h /sdr_ctrl/trunk/verif/tb/
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4519d 06h /sdr_ctrl/trunk/verif/tb/
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4521d 04h /sdr_ctrl/trunk/verif/tb/
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4521d 06h /sdr_ctrl/trunk/verif/tb/
39 Test Bench upgradation with bigger data burst size dinesha 4522d 01h /sdr_ctrl/trunk/verif/tb/
38 Port Name clean up dinesha 4523d 06h /sdr_ctrl/trunk/verif/tb/
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4523d 08h /sdr_ctrl/trunk/verif/tb/
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4526d 00h /sdr_ctrl/trunk/verif/tb/
25 tb.sv is renamed as tb_top dinesha 4526d 22h /sdr_ctrl/trunk/verif/tb/
24 Clean Up dinesha 4526d 22h /sdr_ctrl/trunk/verif/tb/
22 Pad sdram clock added dinesha 4528d 04h /sdr_ctrl/trunk/verif/tb/
18 8 Bit SDRAM Support is added dinesha 4529d 22h /sdr_ctrl/trunk/verif/tb/
14 Unnecessary device config are removed dinesha 4532d 23h /sdr_ctrl/trunk/verif/tb/
12 Column Bits are made programmable dinesha 4533d 00h /sdr_ctrl/trunk/verif/tb/
8 test bench files are added into SVN dinesha 4537d 00h /sdr_ctrl/trunk/verif/tb/
2 dinesha 4547d 00h /sdr_ctrl/trunk/verif/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.