URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] - Rev 94

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4830d 18h	/socgen/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4843d 06h	/socgen/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	4848d 07h	/socgen/
91	fixed all sims, coverage not working	jt_eaton	4856d 01h	/socgen/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4856d 18h	/socgen/
89	removed unneeded debug directories	jt_eaton	4878d 02h	/socgen/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4878d 02h	/socgen/
87	removed prebuilt geda schematics and symbols	jt_eaton	4888d 19h	/socgen/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4896d 16h	/socgen/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4903d 15h	/socgen/
84	removed unneeded files	jt_eaton	4953d 20h	/socgen/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4954d 00h	/socgen/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4968d 18h	/socgen/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4990d 01h	/socgen/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5019d 16h	/socgen/
79	removed unsupported code	jt_eaton	5025d 20h	/socgen/
78	removed unsupported fpga	jt_eaton	5025d 20h	/socgen/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	5025d 21h	/socgen/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5028d 02h	/socgen/
75	added linting using verilator	jt_eaton	5031d 18h	/socgen/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5037d 00h	/socgen/
73	removed dup png files	jt_eaton	5045d 00h	/socgen/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5045d 02h	/socgen/
71	ignore anything in work	jt_eaton	5051d 18h	/socgen/
70	ignore work	jt_eaton	5051d 18h	/socgen/
69	added work dir	jt_eaton	5051d 18h	/socgen/
68	moved to seperate components	jt_eaton	5054d 18h	/socgen/
67	updated installs	jt_eaton	5054d 18h	/socgen/
66	converted sims to use parameters added msp and 6502 software installs	jt_eaton	5055d 17h	/socgen/
65	added params.sim to sims updated install's	jt_eaton	5060d 18h	/socgen/

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] - Rev 94

Filtering Options