URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 134

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
134	Resynced database socgen now supports elaboration Bad news is that it is now alot slower.	jt_eaton	3365d 21h	/socgen/trunk/
133	Added Desing databases and foundation for elaborations tools	jt_eaton	3408d 22h	/socgen/trunk/
132	fixed permissions on tools/bin	jt_eaton	3440d 18h	/socgen/trunk/
131	Added elaboration databases and tools Added bus map creation tools	jt_eaton	3440d 19h	/socgen/trunk/
130	Dec 2014 major release trimmed out some IP replaced perl database with Berkeley	jt_eaton	3544d 12h	/socgen/trunk/
129	removed unneeded 6502 files	jt_eaton	3999d 18h	/socgen/trunk/
128	major cleanup added toolflows for sim,syn,documentation,linting and verilog added documentation tools	jt_eaton	3999d 18h	/socgen/trunk/
127	final cleanup before DAC	jt_eaton	4114d 15h	/socgen/trunk/
126	added mor1kx cleanup	jt_eaton	4167d 20h	/socgen/trunk/
125	Added two new 6502 cores in www.6502.org cleaned up sogen xml files and added module name control	jt_eaton	4212d 13h	/socgen/trunk/
124	beta release candidate 1 changed design.xml name aligned schema with filesystem	jt_eaton	4265d 16h	/socgen/trunk/
123	added support for ubuntu 12.10	jt_eaton	4280d 09h	/socgen/trunk/
122	Moved Nexys2 from opencores.org to digilentinc.com Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components	jt_eaton	4288d 12h	/socgen/trunk/
121	cleaned up sims, added autogenerated test bench files removed mrisc and experimental or1k code	jt_eaton	4308d 18h	/socgen/trunk/
120	clean up componentGenerators names and directories sim + lint now synthesis TestBench	jt_eaton	4326d 18h	/socgen/trunk/
119	moved copyright files into /verilog changed cde copyright to apache from gplv3 split out tools into separate subdirectories changed design.xml files to socgen: namespace	jt_eaton	4361d 12h	/socgen/trunk/
118	optimized gen_verilog added padring support added configuration support added jtag sims added accellera candidate bus defs	jt_eaton	4396d 22h	/socgen/trunk/
117	added yellow pages tools	jt_eaton	4424d 16h	/socgen/trunk/
116	added build_header now use build_register for all spr components resynced or1200 code back to use orbuild toolchain	jt_eaton	4459d 14h	/socgen/trunk/
115	split or1200_cpu up into all ip-xact components removed dead files	jt_eaton	4503d 18h	/socgen/trunk/
114	moved or1200 connectivity out of verilog and into ip-xact added or1200_boot block removed force of 00 on lowest iwb_addr bits	jt_eaton	4515d 18h	/socgen/trunk/
113	started refactoring or1200	jt_eaton	4521d 10h	/socgen/trunk/
112	added more test sims removed unneeded files	jt_eaton	4530d 23h	/socgen/trunk/
111	split or1200 out into seperate test suite	jt_eaton	4532d 17h	/socgen/trunk/
110	split out more ip-xact components added sw sources	jt_eaton	4544d 15h	/socgen/trunk/
109	removed unused file	jt_eaton	4547d 15h	/socgen/trunk/
108	removed unneeded files	jt_eaton	4548d 21h	/socgen/trunk/
107	added designCfg files to all modules	jt_eaton	4549d 00h	/socgen/trunk/
106	checked in orp_soc project step 2	jt_eaton	4554d 17h	/socgen/trunk/
105	moved or1200_monitor from testbench to dut	jt_eaton	4557d 13h	/socgen/trunk/

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 134

Filtering Options