URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 64

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
64	added support for Fedora 13	jt_eaton	5035d 10h	/socgen/trunk/
63	added install config for Ubuntu 10.10	jt_eaton	5035d 17h	/socgen/trunk/
62	fixed parameters from `defines	jt_eaton	5039d 09h	/socgen/trunk/
61	now generate dut files for coverage removed use of lndir	jt_eaton	5039d 10h	/socgen/trunk/
60	moved alu_logic into seperate component	jt_eaton	5039d 22h	/socgen/trunk/
59	added filelist.core to syn dirs to customize core	jt_eaton	5039d 22h	/socgen/trunk/
58	removed old Makefiles	jt_eaton	5040d 13h	/socgen/trunk/
57	Now generate all filelists from xml files	jt_eaton	5040d 13h	/socgen/trunk/
56	soc_builder now builds verilog from xml files	jt_eaton	5045d 22h	/socgen/trunk/
55	removed pre-rout and gates sims	jt_eaton	5048d 18h	/socgen/trunk/
54	now set up fpga targets from xml files	jt_eaton	5048d 19h	/socgen/trunk/
53	fixed check_fpgas	jt_eaton	5051d 08h	/socgen/trunk/
52	removed noworking sims and syn	jt_eaton	5051d 09h	/socgen/trunk/
51	removed old test	jt_eaton	5051d 09h	/socgen/trunk/
50	clean up from last checkin	jt_eaton	5051d 10h	/socgen/trunk/
49	added covered code coverage added xml descriptors added soc_Link tool	jt_eaton	5051d 13h	/socgen/trunk/
48	added support for covered code checking	jt_eaton	5073d 19h	/socgen/trunk/
47	removed old variant	jt_eaton	5087d 22h	/socgen/trunk/
46	removed hard coded component names from design files define file is always defines.v top level is always top.v	jt_eaton	5087d 22h	/socgen/trunk/
45	added 6502 sims/software and synth	jt_eaton	5094d 18h	/socgen/trunk/
44	added new parts and sw for 6502	jt_eaton	5094d 21h	/socgen/trunk/
43	complete rework of states and sequencer added interrupts moved prog space and vectors to F space	jt_eaton	5104d 19h	/socgen/trunk/
42	removed old versions that used prog as C space	jt_eaton	5104d 19h	/socgen/trunk/
41	added kim-1 design and program now support Nexys2 sdram	jt_eaton	5122d 20h	/socgen/trunk/
40	removed test for deleted block	jt_eaton	5122d 20h	/socgen/trunk/
39	added io_probe to sims added boot rom into 6502 added T6502_control	jt_eaton	5131d 08h	/socgen/trunk/
38	fsm level removed	jt_eaton	5131d 09h	/socgen/trunk/
37	continued to clean up inst decodes to alu and move datapath out of sequencer removed latched alu_result, now uses raw	jt_eaton	5140d 16h	/socgen/trunk/
36	split out alu_ctrl block split out alu decode signals	jt_eaton	5141d 09h	/socgen/trunk/
35	added T6502 doc	jt_eaton	5142d 13h	/socgen/trunk/

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 64

Filtering Options