OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 morphing xml files to use 1685
removed log directories		 jt_eaton 4991d 23h /socgen/trunk/
80 now generate all sims and syns param and filelists for xml jt_eaton 5021d 14h /socgen/trunk/
79 removed unsupported code jt_eaton 5027d 19h /socgen/trunk/
78 removed unsupported fpga jt_eaton 5027d 19h /socgen/trunk/
77 now generate syn and cov Makefiles
leave log and out files in sim/run directory		 jt_eaton 5027d 19h /socgen/trunk/
76 added wave.save files
now generate sims Makefile and params.sim
leave sim log and vcd files in sim/run/directory		 jt_eaton 5030d 00h /socgen/trunk/
75 added linting using verilator jt_eaton 5033d 17h /socgen/trunk/
74 split out sw Makefile into projects /bin
split out _cpu into seperate component		 jt_eaton 5038d 22h /socgen/trunk/
73 removed dup png files jt_eaton 5046d 22h /socgen/trunk/
72 split T6502 into components
moved io_module into seperate project
removed liblists
direct loads filelists for sims and coverage
add hier type into xml files to generate verilog		 jt_eaton 5047d 00h /socgen/trunk/
71 ignore anything in work jt_eaton 5053d 16h /socgen/trunk/
70 ignore work jt_eaton 5053d 17h /socgen/trunk/
69 added work dir jt_eaton 5053d 17h /socgen/trunk/
68 moved to seperate components jt_eaton 5056d 16h /socgen/trunk/
67 updated installs jt_eaton 5056d 16h /socgen/trunk/
66 converted sims to use parameters
added msp and 6502 software installs		 jt_eaton 5057d 16h /socgen/trunk/
65 added params.sim to sims
updated install's		 jt_eaton 5062d 16h /socgen/trunk/
64 added support for Fedora 13 jt_eaton 5066d 15h /socgen/trunk/
63 added install config for Ubuntu 10.10 jt_eaton 5066d 22h /socgen/trunk/
62 fixed parameters from `defines jt_eaton 5070d 14h /socgen/trunk/
61 now generate dut files for coverage
removed use of lndir		 jt_eaton 5070d 15h /socgen/trunk/
60 moved alu_logic into seperate component jt_eaton 5071d 03h /socgen/trunk/
59 added filelist.core to syn dirs to customize core jt_eaton 5071d 03h /socgen/trunk/
58 removed old Makefiles jt_eaton 5071d 18h /socgen/trunk/
57 Now generate all filelists from xml files jt_eaton 5071d 18h /socgen/trunk/
56 soc_builder now builds verilog from xml files jt_eaton 5077d 03h /socgen/trunk/
55 removed pre-rout and gates sims jt_eaton 5079d 23h /socgen/trunk/
54 now set up fpga targets from xml files jt_eaton 5080d 00h /socgen/trunk/
53 fixed check_fpgas jt_eaton 5082d 13h /socgen/trunk/
52 removed noworking sims and syn jt_eaton 5082d 14h /socgen/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.