URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 97

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4714d 13h	/socgen/trunk/
96	hierConnections now create ports	jt_eaton	4788d 09h	/socgen/trunk/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4797d 07h	/socgen/trunk/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4824d 08h	/socgen/trunk/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4836d 21h	/socgen/trunk/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	4841d 22h	/socgen/trunk/
91	fixed all sims, coverage not working	jt_eaton	4849d 16h	/socgen/trunk/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4850d 08h	/socgen/trunk/
89	removed unneeded debug directories	jt_eaton	4871d 17h	/socgen/trunk/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4871d 17h	/socgen/trunk/
87	removed prebuilt geda schematics and symbols	jt_eaton	4882d 10h	/socgen/trunk/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4890d 07h	/socgen/trunk/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4897d 05h	/socgen/trunk/
84	removed unneeded files	jt_eaton	4947d 11h	/socgen/trunk/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4947d 15h	/socgen/trunk/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4962d 09h	/socgen/trunk/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4983d 15h	/socgen/trunk/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5013d 06h	/socgen/trunk/
79	removed unsupported code	jt_eaton	5019d 11h	/socgen/trunk/
78	removed unsupported fpga	jt_eaton	5019d 11h	/socgen/trunk/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	5019d 12h	/socgen/trunk/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5021d 17h	/socgen/trunk/
75	added linting using verilator	jt_eaton	5025d 09h	/socgen/trunk/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5030d 14h	/socgen/trunk/
73	removed dup png files	jt_eaton	5038d 14h	/socgen/trunk/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5038d 16h	/socgen/trunk/
71	ignore anything in work	jt_eaton	5045d 09h	/socgen/trunk/
70	ignore work	jt_eaton	5045d 09h	/socgen/trunk/
69	added work dir	jt_eaton	5045d 09h	/socgen/trunk/
68	moved to seperate components	jt_eaton	5048d 09h	/socgen/trunk/

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 97

Filtering Options