URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [bin/] - Rev 114

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
114	moved or1200 connectivity out of verilog and into ip-xact added or1200_boot block removed force of 00 on lowest iwb_addr bits	jt_eaton	4496d 18h	/socgen/trunk/tools/bin/
113	started refactoring or1200	jt_eaton	4502d 11h	/socgen/trunk/tools/bin/
112	added more test sims removed unneeded files	jt_eaton	4512d 00h	/socgen/trunk/tools/bin/
106	checked in orp_soc project step 2	jt_eaton	4535d 17h	/socgen/trunk/tools/bin/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4635d 19h	/socgen/trunk/tools/bin/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4678d 12h	/socgen/trunk/tools/bin/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4714d 17h	/socgen/trunk/tools/bin/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4824d 12h	/socgen/trunk/tools/bin/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4837d 01h	/socgen/trunk/tools/bin/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4850d 12h	/socgen/trunk/tools/bin/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4871d 21h	/socgen/trunk/tools/bin/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4890d 11h	/socgen/trunk/tools/bin/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4897d 10h	/socgen/trunk/tools/bin/
84	removed unneeded files	jt_eaton	4947d 15h	/socgen/trunk/tools/bin/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4947d 19h	/socgen/trunk/tools/bin/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4962d 13h	/socgen/trunk/tools/bin/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4983d 19h	/socgen/trunk/tools/bin/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5013d 11h	/socgen/trunk/tools/bin/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5021d 21h	/socgen/trunk/tools/bin/
75	added linting using verilator	jt_eaton	5025d 13h	/socgen/trunk/tools/bin/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5030d 18h	/socgen/trunk/tools/bin/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5038d 20h	/socgen/trunk/tools/bin/
67	updated installs	jt_eaton	5048d 13h	/socgen/trunk/tools/bin/
66	converted sims to use parameters added msp and 6502 software installs	jt_eaton	5049d 12h	/socgen/trunk/tools/bin/
65	added params.sim to sims updated install's	jt_eaton	5054d 13h	/socgen/trunk/tools/bin/
61	now generate dut files for coverage removed use of lndir	jt_eaton	5062d 12h	/socgen/trunk/tools/bin/
59	added filelist.core to syn dirs to customize core	jt_eaton	5062d 23h	/socgen/trunk/tools/bin/
57	Now generate all filelists from xml files	jt_eaton	5063d 15h	/socgen/trunk/tools/bin/
56	soc_builder now builds verilog from xml files	jt_eaton	5068d 23h	/socgen/trunk/tools/bin/
54	now set up fpga targets from xml files	jt_eaton	5071d 20h	/socgen/trunk/tools/bin/

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [bin/] - Rev 114

Filtering Options