OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_1_beta/] [rtl/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7388d 18h /t48/tags/rel_0_1_beta/rtl/
62 initial check-in arniml 7388d 18h /t48/tags/rel_0_1_beta/rtl/
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7391d 15h /t48/tags/rel_0_1_beta/rtl/
59 increment prescaler with MSTATE4 arniml 7391d 15h /t48/tags/rel_0_1_beta/rtl/
54 - add tb_istrobe_s arniml 7392d 16h /t48/tags/rel_0_1_beta/rtl/
53 make istrobe visible through testbench package arniml 7392d 16h /t48/tags/rel_0_1_beta/rtl/
45 remove unused signals arniml 7399d 15h /t48/tags/rel_0_1_beta/rtl/
44 default assignment for aux_carry_o arniml 7399d 16h /t48/tags/rel_0_1_beta/rtl/
43 fix sensitivity list arniml 7400d 16h /t48/tags/rel_0_1_beta/rtl/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7400d 19h /t48/tags/rel_0_1_beta/rtl/
38 add measures to implement XCHD arniml 7402d 22h /t48/tags/rel_0_1_beta/rtl/
37 add dump_compare support arniml 7402d 23h /t48/tags/rel_0_1_beta/rtl/
32 rename pX_limp to pX_low_imp arniml 7408d 17h /t48/tags/rel_0_1_beta/rtl/
29 take auxiliary carry from direct ALU connection arniml 7409d 15h /t48/tags/rel_0_1_beta/rtl/
28 update wiring for DA support arniml 7409d 15h /t48/tags/rel_0_1_beta/rtl/
27 implemented mnemonic DA arniml 7409d 16h /t48/tags/rel_0_1_beta/rtl/
26 support for DA instruction arniml 7409d 16h /t48/tags/rel_0_1_beta/rtl/
24 connect control signal for Port 2 expander arniml 7410d 00h /t48/tags/rel_0_1_beta/rtl/
23 rework Port 2 expander handling arniml 7410d 00h /t48/tags/rel_0_1_beta/rtl/
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7410d 00h /t48/tags/rel_0_1_beta/rtl/
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7410d 00h /t48/tags/rel_0_1_beta/rtl/
20 move code for PROG out of if-branch for xtal3_s arniml 7410d 00h /t48/tags/rel_0_1_beta/rtl/
7 initial check-in arniml 7413d 15h /t48/tags/rel_0_1_beta/rtl/
6 moved to system directory arniml 7413d 15h /t48/tags/rel_0_1_beta/rtl/
4 initial check-in arniml 7414d 15h /t48/tags/rel_0_1_beta/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.