URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [sw/] - Rev 342

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
292	New directory structure.	root	5607d 18h	/t48/tags/rel_0_5_beta/sw/
255	This commit was manufactured by cvs2svn to create tag 'rel_0_5_beta'.		6578d 03h	/t48/tags/rel_0_5_beta/sw/
141	disable external memory to avoid conflicts with outl a, bus	arniml	7204d 08h	/t48/tags/rel_0_5_beta/sw/
132	stop simulation upon assertion error	arniml	7248d 03h	/t48/tags/rel_0_5_beta/sw/
131	update	arniml	7248d 03h	/t48/tags/rel_0_5_beta/sw/
130	initial check-in	arniml	7248d 03h	/t48/tags/rel_0_5_beta/sw/
127	+ log status of A11 properly during interrupt routines + trigger counter on negative edge of T1 instead of positive edge	arniml	7317d 16h	/t48/tags/rel_0_5_beta/sw/
126	+ specify hex file for external ROM on i8039 command line + support for no_dump_compare file in test cell	arniml	7317d 16h	/t48/tags/rel_0_5_beta/sw/
125	exclude from dump compare	arniml	7317d 16h	/t48/tags/rel_0_5_beta/sw/
124	fix wrong handling of MB after return from interrupt	arniml	7318d 13h	/t48/tags/rel_0_5_beta/sw/
123	support hex file for external ROM	arniml	7318d 13h	/t48/tags/rel_0_5_beta/sw/
122	test MB after return from interrupt	arniml	7318d 13h	/t48/tags/rel_0_5_beta/sw/
118	test MB/interrupt behaviour according to bug report "Program Memory bank can be switched during interrupt"	arniml	7321d 06h	/t48/tags/rel_0_5_beta/sw/
113	generate two ROM files based on address: + 0 - 2047 : 2k internal ROM + 2048 - 4095 : 2k external ROM	arniml	7361d 16h	/t48/tags/rel_0_5_beta/sw/
104	add white_box directory to test suite	arniml	7365d 13h	/t48/tags/rel_0_5_beta/sw/
102	update for changes in address space of external memory	arniml	7365d 13h	/t48/tags/rel_0_5_beta/sw/
99	initial check-in	arniml	7365d 13h	/t48/tags/rel_0_5_beta/sw/
97	initial check-in	arniml	7365d 14h	/t48/tags/rel_0_5_beta/sw/
96	select dedicated directorie(s) for regression	arniml	7366d 11h	/t48/tags/rel_0_5_beta/sw/
95	check counter inactivity	arniml	7366d 11h	/t48/tags/rel_0_5_beta/sw/
94	initial check-in	arniml	7366d 11h	/t48/tags/rel_0_5_beta/sw/
90	intial check-in	arniml	7366d 12h	/t48/tags/rel_0_5_beta/sw/
89	initial check-in	arniml	7380d 08h	/t48/tags/rel_0_5_beta/sw/
88	allow memory bank switching during interrupts	arniml	7381d 10h	/t48/tags/rel_0_5_beta/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7381d 10h	/t48/tags/rel_0_5_beta/sw/
85	initial check-in	arniml	7381d 16h	/t48/tags/rel_0_5_beta/sw/
74	enhance pass/fail detection	arniml	7388d 16h	/t48/tags/rel_0_5_beta/sw/
70	clean test cell before make	arniml	7394d 09h	/t48/tags/rel_0_5_beta/sw/
69	fix name of istrobe	arniml	7394d 09h	/t48/tags/rel_0_5_beta/sw/
61	expand script for dump compare	arniml	7396d 05h	/t48/tags/rel_0_5_beta/sw/

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_5_beta/] [sw/] - Rev 342

Filtering Options