URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 141

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
141	disable external memory to avoid conflicts with outl a, bus	arniml	7234d 00h	/t48/tags/rel_0_6_1_beta/sw/
132	stop simulation upon assertion error	arniml	7277d 19h	/t48/tags/rel_0_6_1_beta/sw/
131	update	arniml	7277d 19h	/t48/tags/rel_0_6_1_beta/sw/
130	initial check-in	arniml	7277d 19h	/t48/tags/rel_0_6_1_beta/sw/
127	+ log status of A11 properly during interrupt routines + trigger counter on negative edge of T1 instead of positive edge	arniml	7347d 07h	/t48/tags/rel_0_6_1_beta/sw/
126	+ specify hex file for external ROM on i8039 command line + support for no_dump_compare file in test cell	arniml	7347d 07h	/t48/tags/rel_0_6_1_beta/sw/
125	exclude from dump compare	arniml	7347d 07h	/t48/tags/rel_0_6_1_beta/sw/
124	fix wrong handling of MB after return from interrupt	arniml	7348d 05h	/t48/tags/rel_0_6_1_beta/sw/
123	support hex file for external ROM	arniml	7348d 05h	/t48/tags/rel_0_6_1_beta/sw/
122	test MB after return from interrupt	arniml	7348d 05h	/t48/tags/rel_0_6_1_beta/sw/
118	test MB/interrupt behaviour according to bug report "Program Memory bank can be switched during interrupt"	arniml	7350d 22h	/t48/tags/rel_0_6_1_beta/sw/
113	generate two ROM files based on address: + 0 - 2047 : 2k internal ROM + 2048 - 4095 : 2k external ROM	arniml	7391d 08h	/t48/tags/rel_0_6_1_beta/sw/
104	add white_box directory to test suite	arniml	7395d 05h	/t48/tags/rel_0_6_1_beta/sw/
102	update for changes in address space of external memory	arniml	7395d 05h	/t48/tags/rel_0_6_1_beta/sw/
99	initial check-in	arniml	7395d 05h	/t48/tags/rel_0_6_1_beta/sw/
97	initial check-in	arniml	7395d 06h	/t48/tags/rel_0_6_1_beta/sw/
96	select dedicated directorie(s) for regression	arniml	7396d 03h	/t48/tags/rel_0_6_1_beta/sw/
95	check counter inactivity	arniml	7396d 03h	/t48/tags/rel_0_6_1_beta/sw/
94	initial check-in	arniml	7396d 03h	/t48/tags/rel_0_6_1_beta/sw/
90	intial check-in	arniml	7396d 04h	/t48/tags/rel_0_6_1_beta/sw/
89	initial check-in	arniml	7410d 00h	/t48/tags/rel_0_6_1_beta/sw/
88	allow memory bank switching during interrupts	arniml	7411d 02h	/t48/tags/rel_0_6_1_beta/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7411d 02h	/t48/tags/rel_0_6_1_beta/sw/
85	initial check-in	arniml	7411d 08h	/t48/tags/rel_0_6_1_beta/sw/
74	enhance pass/fail detection	arniml	7418d 08h	/t48/tags/rel_0_6_1_beta/sw/
70	clean test cell before make	arniml	7424d 00h	/t48/tags/rel_0_6_1_beta/sw/
69	fix name of istrobe	arniml	7424d 00h	/t48/tags/rel_0_6_1_beta/sw/
61	expand script for dump compare	arniml	7425d 21h	/t48/tags/rel_0_6_1_beta/sw/
58	add periodic interrupt	arniml	7426d 21h	/t48/tags/rel_0_6_1_beta/sw/
57	abort if no interrupt occurs	arniml	7426d 21h	/t48/tags/rel_0_6_1_beta/sw/

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [sw/] - Rev 141

Filtering Options