OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] - Rev 114

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 initial check-in arniml 7417d 15h /t48/tags/rel_0_6_beta/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM
arniml 7424d 00h /t48/tags/rel_0_6_beta/
112 update tb_behav_c0 for new ROM layout arniml 7424d 00h /t48/tags/rel_0_6_beta/
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly
arniml 7424d 00h /t48/tags/rel_0_6_beta/
110 exchange syn_rom for lpm_rom arniml 7424d 00h /t48/tags/rel_0_6_beta/
109 add new bug for release 0.1 BETA arniml 7424d 14h /t48/tags/rel_0_6_beta/
108 Fix for:
External Program Memory ignored when EA = 0
arniml 7424d 14h /t48/tags/rel_0_6_beta/
107 tie EA to '1' arniml 7424d 14h /t48/tags/rel_0_6_beta/
106 clean-up use of ea_i arniml 7424d 14h /t48/tags/rel_0_6_beta/
105 initial check-in
describe bugs of release 0.1 BETA
arniml 7427d 00h /t48/tags/rel_0_6_beta/
104 add white_box directory to test suite arniml 7427d 21h /t48/tags/rel_0_6_beta/
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data
arniml 7427d 21h /t48/tags/rel_0_6_beta/
102 update for changes in address space of external memory arniml 7427d 21h /t48/tags/rel_0_6_beta/
101 assert p2_read_p2_o when expander port is read arniml 7427d 21h /t48/tags/rel_0_6_beta/
100 reorder data_o generation arniml 7427d 21h /t48/tags/rel_0_6_beta/
99 initial check-in arniml 7427d 21h /t48/tags/rel_0_6_beta/
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7427d 22h /t48/tags/rel_0_6_beta/
97 initial check-in arniml 7427d 22h /t48/tags/rel_0_6_beta/
96 select dedicated directorie(s) for regression arniml 7428d 19h /t48/tags/rel_0_6_beta/
95 check counter inactivity arniml 7428d 19h /t48/tags/rel_0_6_beta/
94 initial check-in arniml 7428d 19h /t48/tags/rel_0_6_beta/
93 add support for line coverage evaluation with gcov arniml 7428d 20h /t48/tags/rel_0_6_beta/
92 work around bug in Quartus II 4.0 arniml 7428d 20h /t48/tags/rel_0_6_beta/
91 fix edge detector bug for counter arniml 7428d 20h /t48/tags/rel_0_6_beta/
90 intial check-in arniml 7428d 20h /t48/tags/rel_0_6_beta/
89 initial check-in arniml 7442d 17h /t48/tags/rel_0_6_beta/
88 allow memory bank switching during interrupts arniml 7443d 18h /t48/tags/rel_0_6_beta/
87 abort gracfullt if memory bank switching does not work arniml 7443d 18h /t48/tags/rel_0_6_beta/
86 update notice about expander port instructions arniml 7444d 00h /t48/tags/rel_0_6_beta/
85 initial check-in arniml 7444d 00h /t48/tags/rel_0_6_beta/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.