OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 initial check-in arniml 7245d 08h /t48/tags/rel_1_0/
129 cleanup copyright notice arniml 7307d 16h /t48/tags/rel_1_0/
128 counter_q is not cleared during reset
this would match all different descriptions of the Counter as
a) if the software assumes that the Counter is modified during reset, it
will initialize the Counter anyhow
b) the special case 'Counter not modified during reset' is covered		 arniml 7314d 20h /t48/tags/rel_1_0/
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge		 arniml 7314d 21h /t48/tags/rel_1_0/
126 + specify hex file for external ROM on i8039 command line
+ support for no_dump_compare file in test cell		 arniml 7314d 21h /t48/tags/rel_1_0/
125 exclude from dump compare arniml 7314d 21h /t48/tags/rel_1_0/
124 fix wrong handling of MB after return from interrupt arniml 7315d 18h /t48/tags/rel_1_0/
123 support hex file for external ROM arniml 7315d 18h /t48/tags/rel_1_0/
122 test MB after return from interrupt arniml 7315d 18h /t48/tags/rel_1_0/
121 update bug description for
Program Memory bank can be switched during interrupt		 arniml 7318d 11h /t48/tags/rel_1_0/
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts		 arniml 7318d 11h /t48/tags/rel_1_0/
119 add int_in_progress_o to entity of int module arniml 7318d 11h /t48/tags/rel_1_0/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7318d 12h /t48/tags/rel_1_0/
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7319d 12h /t48/tags/rel_1_0/
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7347d 12h /t48/tags/rel_1_0/
115 extend description arniml 7348d 16h /t48/tags/rel_1_0/
114 initial check-in arniml 7352d 12h /t48/tags/rel_1_0/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7358d 21h /t48/tags/rel_1_0/
112 update tb_behav_c0 for new ROM layout arniml 7358d 21h /t48/tags/rel_1_0/
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly		 arniml 7358d 21h /t48/tags/rel_1_0/
110 exchange syn_rom for lpm_rom arniml 7358d 21h /t48/tags/rel_1_0/
109 add new bug for release 0.1 BETA arniml 7359d 11h /t48/tags/rel_1_0/
108 Fix for:
External Program Memory ignored when EA = 0		 arniml 7359d 11h /t48/tags/rel_1_0/
107 tie EA to '1' arniml 7359d 11h /t48/tags/rel_1_0/
106 clean-up use of ea_i arniml 7359d 11h /t48/tags/rel_1_0/
105 initial check-in
describe bugs of release 0.1 BETA		 arniml 7361d 21h /t48/tags/rel_1_0/
104 add white_box directory to test suite arniml 7362d 18h /t48/tags/rel_1_0/
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data		 arniml 7362d 18h /t48/tags/rel_1_0/
102 update for changes in address space of external memory arniml 7362d 18h /t48/tags/rel_1_0/
101 assert p2_read_p2_o when expander port is read arniml 7362d 18h /t48/tags/rel_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.