OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7405d 07h /t48/tags/rel_1_0/
39 initial check-in arniml 7407d 11h /t48/tags/rel_1_0/
38 add measures to implement XCHD arniml 7407d 11h /t48/tags/rel_1_0/
37 add dump_compare support arniml 7407d 11h /t48/tags/rel_1_0/
36 make calculation of expected value more readable arniml 7407d 12h /t48/tags/rel_1_0/
35 initial check-in arniml 7410d 05h /t48/tags/rel_1_0/
34 fix test wrt AC arniml 7413d 05h /t48/tags/rel_1_0/
33 rename pX_limp to pX_low_imp arniml 7413d 06h /t48/tags/rel_1_0/
32 rename pX_limp to pX_low_imp arniml 7413d 06h /t48/tags/rel_1_0/
31 refer PROJECT_DIR variable arniml 7413d 06h /t48/tags/rel_1_0/
30 connect prog_n_o arniml 7414d 04h /t48/tags/rel_1_0/
29 take auxiliary carry from direct ALU connection arniml 7414d 04h /t48/tags/rel_1_0/
28 update wiring for DA support arniml 7414d 04h /t48/tags/rel_1_0/
27 implemented mnemonic DA arniml 7414d 04h /t48/tags/rel_1_0/
26 support for DA instruction arniml 7414d 04h /t48/tags/rel_1_0/
25 initial check-in arniml 7414d 04h /t48/tags/rel_1_0/
24 connect control signal for Port 2 expander arniml 7414d 12h /t48/tags/rel_1_0/
23 rework Port 2 expander handling arniml 7414d 12h /t48/tags/rel_1_0/
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7414d 12h /t48/tags/rel_1_0/
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7414d 12h /t48/tags/rel_1_0/
20 move code for PROG out of if-branch for xtal3_s arniml 7414d 12h /t48/tags/rel_1_0/
19 enhance simulation result string arniml 7416d 03h /t48/tags/rel_1_0/
18 fix constant format arniml 7416d 03h /t48/tags/rel_1_0/
17 fix test arniml 7416d 03h /t48/tags/rel_1_0/
16 fix header arniml 7416d 03h /t48/tags/rel_1_0/
15 initial check-in arniml 7417d 02h /t48/tags/rel_1_0/
14 initial check-in arniml 7417d 03h /t48/tags/rel_1_0/
12 Imported sources arniml 7417d 03h /t48/tags/rel_1_0/
11 add description arniml 7417d 03h /t48/tags/rel_1_0/
10 put ext_ram on falling clock edge to sample the write enable proberly arniml 7418d 02h /t48/tags/rel_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.