OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 make istrobe visible through testbench package arniml 7459d 23h /t48/tags/rel_1_0/
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7459d 23h /t48/tags/rel_1_0/
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7459d 23h /t48/tags/rel_1_0/
49 Imported sources arniml 7465d 01h /t48/tags/rel_1_0/
48 update copyright notice arniml 7465d 01h /t48/tags/rel_1_0/
47 initial check-in arniml 7465d 01h /t48/tags/rel_1_0/
46 fix test arniml 7466d 22h /t48/tags/rel_1_0/
45 remove unused signals arniml 7466d 22h /t48/tags/rel_1_0/
44 default assignment for aux_carry_o arniml 7466d 23h /t48/tags/rel_1_0/
43 fix sensitivity list arniml 7468d 00h /t48/tags/rel_1_0/
42 change test values that match better to the test case arniml 7468d 02h /t48/tags/rel_1_0/
41 expand PATH arniml 7468d 02h /t48/tags/rel_1_0/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7468d 02h /t48/tags/rel_1_0/
39 initial check-in arniml 7470d 06h /t48/tags/rel_1_0/
38 add measures to implement XCHD arniml 7470d 06h /t48/tags/rel_1_0/
37 add dump_compare support arniml 7470d 06h /t48/tags/rel_1_0/
36 make calculation of expected value more readable arniml 7470d 07h /t48/tags/rel_1_0/
35 initial check-in arniml 7473d 00h /t48/tags/rel_1_0/
34 fix test wrt AC arniml 7476d 00h /t48/tags/rel_1_0/
33 rename pX_limp to pX_low_imp arniml 7476d 00h /t48/tags/rel_1_0/
32 rename pX_limp to pX_low_imp arniml 7476d 00h /t48/tags/rel_1_0/
31 refer PROJECT_DIR variable arniml 7476d 01h /t48/tags/rel_1_0/
30 connect prog_n_o arniml 7476d 23h /t48/tags/rel_1_0/
29 take auxiliary carry from direct ALU connection arniml 7476d 23h /t48/tags/rel_1_0/
28 update wiring for DA support arniml 7476d 23h /t48/tags/rel_1_0/
27 implemented mnemonic DA arniml 7476d 23h /t48/tags/rel_1_0/
26 support for DA instruction arniml 7476d 23h /t48/tags/rel_1_0/
25 initial check-in arniml 7476d 23h /t48/tags/rel_1_0/
24 connect control signal for Port 2 expander arniml 7477d 07h /t48/tags/rel_1_0/
23 rework Port 2 expander handling arniml 7477d 07h /t48/tags/rel_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.