OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 initial check-in arniml 7392d 19h /t48/tags/rel_1_0/
66 add temporary workaround for GHDL 0.11 arniml 7392d 19h /t48/tags/rel_1_0/
65 clean up sensitivity list arniml 7392d 19h /t48/tags/rel_1_0/
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions
arniml 7392d 19h /t48/tags/rel_1_0/
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7392d 19h /t48/tags/rel_1_0/
62 initial check-in arniml 7392d 19h /t48/tags/rel_1_0/
61 expand script for dump compare arniml 7394d 15h /t48/tags/rel_1_0/
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7395d 16h /t48/tags/rel_1_0/
59 increment prescaler with MSTATE4 arniml 7395d 16h /t48/tags/rel_1_0/
58 add periodic interrupt arniml 7395d 16h /t48/tags/rel_1_0/
57 abort if no interrupt occurs arniml 7395d 16h /t48/tags/rel_1_0/
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7396d 17h /t48/tags/rel_1_0/
55 add dependency to tb_behav_pack for decoder arniml 7396d 17h /t48/tags/rel_1_0/
54 - add tb_istrobe_s arniml 7396d 17h /t48/tags/rel_1_0/
53 make istrobe visible through testbench package arniml 7396d 17h /t48/tags/rel_1_0/
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7396d 17h /t48/tags/rel_1_0/
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7396d 17h /t48/tags/rel_1_0/
49 Imported sources arniml 7401d 18h /t48/tags/rel_1_0/
48 update copyright notice arniml 7401d 18h /t48/tags/rel_1_0/
47 initial check-in arniml 7401d 18h /t48/tags/rel_1_0/
46 fix test arniml 7403d 16h /t48/tags/rel_1_0/
45 remove unused signals arniml 7403d 16h /t48/tags/rel_1_0/
44 default assignment for aux_carry_o arniml 7403d 17h /t48/tags/rel_1_0/
43 fix sensitivity list arniml 7404d 17h /t48/tags/rel_1_0/
42 change test values that match better to the test case arniml 7404d 20h /t48/tags/rel_1_0/
41 expand PATH arniml 7404d 20h /t48/tags/rel_1_0/
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7404d 20h /t48/tags/rel_1_0/
39 initial check-in arniml 7406d 23h /t48/tags/rel_1_0/
38 add measures to implement XCHD arniml 7406d 23h /t48/tags/rel_1_0/
37 add dump_compare support arniml 7406d 23h /t48/tags/rel_1_0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.