OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 239

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 adapt t48 external ROM offset arniml 6594d 11h /t48/tags/rel_1_1/
238 initial check-in arniml 6594d 11h /t48/tags/rel_1_1/
237 initial check-in arniml 6594d 11h /t48/tags/rel_1_1/
236 initial check-in arniml 6594d 12h /t48/tags/rel_1_1/
235 cleanup dependencies arniml 6596d 11h /t48/tags/rel_1_1/
234 cleanup & enhance external access arniml 6596d 11h /t48/tags/rel_1_1/
233 added external ROM arniml 6596d 11h /t48/tags/rel_1_1/
232 update to new memory concept arniml 6597d 10h /t48/tags/rel_1_1/
231 obsoleted by new memory concept arniml 6597d 11h /t48/tags/rel_1_1/
230 simplify shell command execution arniml 6597d 11h /t48/tags/rel_1_1/
229 rework hex/simulation targets arniml 6597d 11h /t48/tags/rel_1_1/
228 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom/t3x_rom arniml 6597d 11h /t48/tags/rel_1_1/
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6597d 11h /t48/tags/rel_1_1/
226 replaced syn_ram with generic_ram_ena arniml 6597d 11h /t48/tags/rel_1_1/
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6597d 11h /t48/tags/rel_1_1/
224 initial check-in arniml 6597d 11h /t48/tags/rel_1_1/
223 obsoleted arniml 6597d 11h /t48/tags/rel_1_1/
222 add note about clock enable for data memory RAM macro arniml 6598d 11h /t48/tags/rel_1_1/
221 new input xtal_en_i arniml 6598d 11h /t48/tags/rel_1_1/
220 new input xtal_en_i arniml 6598d 11h /t48/tags/rel_1_1/
219 new input xtal_en_i gates xtal_i base clock arniml 6598d 11h /t48/tags/rel_1_1/
218 simplifications arniml 6684d 18h /t48/tags/rel_1_1/
217 update for release 0.6.1 beta arniml 6753d 15h /t48/tags/rel_1_1/
216 assign clk_i to outclock arniml 6815d 14h /t48/tags/rel_1_1/
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory		 arniml 6815d 14h /t48/tags/rel_1_1/
214 fix sensitivity list arniml 6822d 16h /t48/tags/rel_1_1/
213 properly drive P1 and P2 with low impedance markers arniml 6827d 12h /t48/tags/rel_1_1/
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"		 arniml 6827d 14h /t48/tags/rel_1_1/
211 wire signals for P2 low impedance marker issue arniml 6828d 14h /t48/tags/rel_1_1/
210 entity changes for P2 low impedance marker issue arniml 6828d 14h /t48/tags/rel_1_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.