OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [rtl/] [vhdl/] - Rev 342

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5600d 23h /t48/tags/rel_1_1/rtl/vhdl/
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5914d 10h /t48/tags/rel_1_1/rtl/vhdl/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder		 arniml 5915d 12h /t48/tags/rel_1_1/rtl/vhdl/
275 fix sensitivity list arniml 6414d 08h /t48/tags/rel_1_1/rtl/vhdl/
273 reset counter_q arniml 6431d 18h /t48/tags/rel_1_1/rtl/vhdl/
272 fix entity port names arniml 6435d 20h /t48/tags/rel_1_1/rtl/vhdl/
271 initial check-in arniml 6435d 20h /t48/tags/rel_1_1/rtl/vhdl/
270 fix component name arniml 6435d 21h /t48/tags/rel_1_1/rtl/vhdl/
262 name keyword added arniml 6571d 08h /t48/tags/rel_1_1/rtl/vhdl/
261 * name tag added
* restriction concerning expander port removed		 arniml 6571d 08h /t48/tags/rel_1_1/rtl/vhdl/
249 Fix bug report
"Deassertion of PROG too early"
PROG is deasserted at end of XTAL3 now		 arniml 6571d 08h /t48/tags/rel_1_1/rtl/vhdl/
247 initial check-in arniml 6571d 10h /t48/tags/rel_1_1/rtl/vhdl/
231 obsoleted by new memory concept arniml 6594d 08h /t48/tags/rel_1_1/rtl/vhdl/
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6594d 08h /t48/tags/rel_1_1/rtl/vhdl/
226 replaced syn_ram with generic_ram_ena arniml 6594d 08h /t48/tags/rel_1_1/rtl/vhdl/
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6594d 08h /t48/tags/rel_1_1/rtl/vhdl/
224 initial check-in arniml 6594d 08h /t48/tags/rel_1_1/rtl/vhdl/
222 add note about clock enable for data memory RAM macro arniml 6595d 08h /t48/tags/rel_1_1/rtl/vhdl/
221 new input xtal_en_i arniml 6595d 08h /t48/tags/rel_1_1/rtl/vhdl/
220 new input xtal_en_i arniml 6595d 08h /t48/tags/rel_1_1/rtl/vhdl/
219 new input xtal_en_i gates xtal_i base clock arniml 6595d 08h /t48/tags/rel_1_1/rtl/vhdl/
216 assign clk_i to outclock arniml 6812d 12h /t48/tags/rel_1_1/rtl/vhdl/
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory		 arniml 6812d 12h /t48/tags/rel_1_1/rtl/vhdl/
214 fix sensitivity list arniml 6819d 13h /t48/tags/rel_1_1/rtl/vhdl/
213 properly drive P1 and P2 with low impedance markers arniml 6824d 09h /t48/tags/rel_1_1/rtl/vhdl/
211 wire signals for P2 low impedance marker issue arniml 6825d 11h /t48/tags/rel_1_1/rtl/vhdl/
210 entity changes for P2 low impedance marker issue arniml 6825d 11h /t48/tags/rel_1_1/rtl/vhdl/
209 entity changes for P2 low impedance issue arniml 6825d 11h /t48/tags/rel_1_1/rtl/vhdl/
208 wire signals for P2 low impeddance marker issue arniml 6825d 11h /t48/tags/rel_1_1/rtl/vhdl/
207 entity changes for P2 low impedance trigger issue arniml 6825d 11h /t48/tags/rel_1_1/rtl/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.