URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 123

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
123	support hex file for external ROM	arniml	7378d 23h	/t48/tags/rel_1_1/sw/
122	test MB after return from interrupt	arniml	7378d 23h	/t48/tags/rel_1_1/sw/
118	test MB/interrupt behaviour according to bug report "Program Memory bank can be switched during interrupt"	arniml	7381d 16h	/t48/tags/rel_1_1/sw/
113	generate two ROM files based on address: + 0 - 2047 : 2k internal ROM + 2048 - 4095 : 2k external ROM	arniml	7422d 02h	/t48/tags/rel_1_1/sw/
104	add white_box directory to test suite	arniml	7425d 23h	/t48/tags/rel_1_1/sw/
102	update for changes in address space of external memory	arniml	7425d 23h	/t48/tags/rel_1_1/sw/
99	initial check-in	arniml	7425d 23h	/t48/tags/rel_1_1/sw/
97	initial check-in	arniml	7426d 00h	/t48/tags/rel_1_1/sw/
96	select dedicated directorie(s) for regression	arniml	7426d 21h	/t48/tags/rel_1_1/sw/
95	check counter inactivity	arniml	7426d 21h	/t48/tags/rel_1_1/sw/
94	initial check-in	arniml	7426d 21h	/t48/tags/rel_1_1/sw/
90	intial check-in	arniml	7426d 22h	/t48/tags/rel_1_1/sw/
89	initial check-in	arniml	7440d 18h	/t48/tags/rel_1_1/sw/
88	allow memory bank switching during interrupts	arniml	7441d 20h	/t48/tags/rel_1_1/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7441d 20h	/t48/tags/rel_1_1/sw/
85	initial check-in	arniml	7442d 01h	/t48/tags/rel_1_1/sw/
74	enhance pass/fail detection	arniml	7449d 02h	/t48/tags/rel_1_1/sw/
70	clean test cell before make	arniml	7454d 18h	/t48/tags/rel_1_1/sw/
69	fix name of istrobe	arniml	7454d 18h	/t48/tags/rel_1_1/sw/
61	expand script for dump compare	arniml	7456d 15h	/t48/tags/rel_1_1/sw/
58	add periodic interrupt	arniml	7457d 15h	/t48/tags/rel_1_1/sw/
57	abort if no interrupt occurs	arniml	7457d 15h	/t48/tags/rel_1_1/sw/
52	+ fix bug in PSW[3] + read SP properly for dump	arniml	7458d 16h	/t48/tags/rel_1_1/sw/
51	+ implement Port1 and Port2 + connect T0 and T1 + return proper program memory contents	arniml	7458d 16h	/t48/tags/rel_1_1/sw/
49	Imported sources	arniml	7463d 18h	/t48/tags/rel_1_1/sw/
48	update copyright notice	arniml	7463d 18h	/t48/tags/rel_1_1/sw/
47	initial check-in	arniml	7463d 18h	/t48/tags/rel_1_1/sw/
46	fix test	arniml	7465d 15h	/t48/tags/rel_1_1/sw/
42	change test values that match better to the test case	arniml	7466d 19h	/t48/tags/rel_1_1/sw/
41	expand PATH	arniml	7466d 19h	/t48/tags/rel_1_1/sw/

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 123

Filtering Options