URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 141

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
141	disable external memory to avoid conflicts with outl a, bus	arniml	7201d 02h	/t48/tags/rel_1_1/sw/
132	stop simulation upon assertion error	arniml	7244d 21h	/t48/tags/rel_1_1/sw/
131	update	arniml	7244d 21h	/t48/tags/rel_1_1/sw/
130	initial check-in	arniml	7244d 21h	/t48/tags/rel_1_1/sw/
127	+ log status of A11 properly during interrupt routines + trigger counter on negative edge of T1 instead of positive edge	arniml	7314d 09h	/t48/tags/rel_1_1/sw/
126	+ specify hex file for external ROM on i8039 command line + support for no_dump_compare file in test cell	arniml	7314d 09h	/t48/tags/rel_1_1/sw/
125	exclude from dump compare	arniml	7314d 09h	/t48/tags/rel_1_1/sw/
124	fix wrong handling of MB after return from interrupt	arniml	7315d 07h	/t48/tags/rel_1_1/sw/
123	support hex file for external ROM	arniml	7315d 07h	/t48/tags/rel_1_1/sw/
122	test MB after return from interrupt	arniml	7315d 07h	/t48/tags/rel_1_1/sw/
118	test MB/interrupt behaviour according to bug report "Program Memory bank can be switched during interrupt"	arniml	7318d 00h	/t48/tags/rel_1_1/sw/
113	generate two ROM files based on address: + 0 - 2047 : 2k internal ROM + 2048 - 4095 : 2k external ROM	arniml	7358d 10h	/t48/tags/rel_1_1/sw/
104	add white_box directory to test suite	arniml	7362d 07h	/t48/tags/rel_1_1/sw/
102	update for changes in address space of external memory	arniml	7362d 07h	/t48/tags/rel_1_1/sw/
99	initial check-in	arniml	7362d 07h	/t48/tags/rel_1_1/sw/
97	initial check-in	arniml	7362d 08h	/t48/tags/rel_1_1/sw/
96	select dedicated directorie(s) for regression	arniml	7363d 05h	/t48/tags/rel_1_1/sw/
95	check counter inactivity	arniml	7363d 05h	/t48/tags/rel_1_1/sw/
94	initial check-in	arniml	7363d 05h	/t48/tags/rel_1_1/sw/
90	intial check-in	arniml	7363d 06h	/t48/tags/rel_1_1/sw/
89	initial check-in	arniml	7377d 02h	/t48/tags/rel_1_1/sw/
88	allow memory bank switching during interrupts	arniml	7378d 04h	/t48/tags/rel_1_1/sw/
87	abort gracfullt if memory bank switching does not work	arniml	7378d 04h	/t48/tags/rel_1_1/sw/
85	initial check-in	arniml	7378d 10h	/t48/tags/rel_1_1/sw/
74	enhance pass/fail detection	arniml	7385d 10h	/t48/tags/rel_1_1/sw/
70	clean test cell before make	arniml	7391d 02h	/t48/tags/rel_1_1/sw/
69	fix name of istrobe	arniml	7391d 02h	/t48/tags/rel_1_1/sw/
61	expand script for dump compare	arniml	7392d 23h	/t48/tags/rel_1_1/sw/
58	add periodic interrupt	arniml	7393d 23h	/t48/tags/rel_1_1/sw/
57	abort if no interrupt occurs	arniml	7393d 23h	/t48/tags/rel_1_1/sw/

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 141

Filtering Options