OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] - Rev 245

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
245 initial check-in arniml 6605d 10h /t48/tags/rel_1_1/sw/verif/
239 adapt t48 external ROM offset arniml 6623d 09h /t48/tags/rel_1_1/sw/verif/
238 initial check-in arniml 6623d 09h /t48/tags/rel_1_1/sw/verif/
237 initial check-in arniml 6623d 09h /t48/tags/rel_1_1/sw/verif/
236 initial check-in arniml 6623d 10h /t48/tags/rel_1_1/sw/verif/
229 rework hex/simulation targets arniml 6626d 08h /t48/tags/rel_1_1/sw/verif/
199 initial check-in arniml 6857d 12h /t48/tags/rel_1_1/sw/verif/
194 initial check-in arniml 6858d 23h /t48/tags/rel_1_1/sw/verif/
185 initial check-in arniml 6912d 12h /t48/tags/rel_1_1/sw/verif/
184 initial check-in arniml 6912d 13h /t48/tags/rel_1_1/sw/verif/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7003d 14h /t48/tags/rel_1_1/sw/verif/
141 disable external memory to avoid conflicts with outl a, bus arniml 7229d 14h /t48/tags/rel_1_1/sw/verif/
131 update arniml 7273d 09h /t48/tags/rel_1_1/sw/verif/
130 initial check-in arniml 7273d 09h /t48/tags/rel_1_1/sw/verif/
125 exclude from dump compare arniml 7342d 21h /t48/tags/rel_1_1/sw/verif/
122 test MB after return from interrupt arniml 7343d 19h /t48/tags/rel_1_1/sw/verif/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"
arniml 7346d 12h /t48/tags/rel_1_1/sw/verif/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM
arniml 7386d 22h /t48/tags/rel_1_1/sw/verif/
102 update for changes in address space of external memory arniml 7390d 19h /t48/tags/rel_1_1/sw/verif/
99 initial check-in arniml 7390d 19h /t48/tags/rel_1_1/sw/verif/
97 initial check-in arniml 7390d 20h /t48/tags/rel_1_1/sw/verif/
95 check counter inactivity arniml 7391d 17h /t48/tags/rel_1_1/sw/verif/
94 initial check-in arniml 7391d 17h /t48/tags/rel_1_1/sw/verif/
90 intial check-in arniml 7391d 18h /t48/tags/rel_1_1/sw/verif/
89 initial check-in arniml 7405d 14h /t48/tags/rel_1_1/sw/verif/
87 abort gracfullt if memory bank switching does not work arniml 7406d 16h /t48/tags/rel_1_1/sw/verif/
85 initial check-in arniml 7406d 21h /t48/tags/rel_1_1/sw/verif/
57 abort if no interrupt occurs arniml 7422d 11h /t48/tags/rel_1_1/sw/verif/
46 fix test arniml 7430d 11h /t48/tags/rel_1_1/sw/verif/
42 change test values that match better to the test case arniml 7431d 15h /t48/tags/rel_1_1/sw/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.