OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [sw/] [verif/] - Rev 329

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
300 maintenance release for svn updates arniml 5583d 10h /t48/tags/rel_1_2/sw/verif/
295 - remove unsupported CVS tags
- propset for Id		 arniml 5640d 12h /t48/tags/rel_1_2/sw/verif/
292 New directory structure. root 5662d 22h /t48/tags/rel_1_2/sw/verif/
268 io expander not suitable for dump compare arniml 6630d 09h /t48/tags/rel_1_2/sw/verif/
266 cell contains io expander tests arniml 6630d 09h /t48/tags/rel_1_2/sw/verif/
265 tagging changed for io expander simulation arniml 6630d 09h /t48/tags/rel_1_2/sw/verif/
264 initial check-in arniml 6630d 09h /t48/tags/rel_1_2/sw/verif/
246 initial check-in arniml 6635d 08h /t48/tags/rel_1_2/sw/verif/
245 initial check-in arniml 6635d 09h /t48/tags/rel_1_2/sw/verif/
239 adapt t48 external ROM offset arniml 6653d 07h /t48/tags/rel_1_2/sw/verif/
238 initial check-in arniml 6653d 07h /t48/tags/rel_1_2/sw/verif/
237 initial check-in arniml 6653d 07h /t48/tags/rel_1_2/sw/verif/
236 initial check-in arniml 6653d 08h /t48/tags/rel_1_2/sw/verif/
229 rework hex/simulation targets arniml 6656d 07h /t48/tags/rel_1_2/sw/verif/
199 initial check-in arniml 6887d 11h /t48/tags/rel_1_2/sw/verif/
194 initial check-in arniml 6888d 22h /t48/tags/rel_1_2/sw/verif/
185 initial check-in arniml 6942d 10h /t48/tags/rel_1_2/sw/verif/
184 initial check-in arniml 6942d 12h /t48/tags/rel_1_2/sw/verif/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7033d 13h /t48/tags/rel_1_2/sw/verif/
141 disable external memory to avoid conflicts with outl a, bus arniml 7259d 12h /t48/tags/rel_1_2/sw/verif/
131 update arniml 7303d 08h /t48/tags/rel_1_2/sw/verif/
130 initial check-in arniml 7303d 08h /t48/tags/rel_1_2/sw/verif/
125 exclude from dump compare arniml 7372d 20h /t48/tags/rel_1_2/sw/verif/
122 test MB after return from interrupt arniml 7373d 17h /t48/tags/rel_1_2/sw/verif/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7376d 11h /t48/tags/rel_1_2/sw/verif/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7416d 21h /t48/tags/rel_1_2/sw/verif/
102 update for changes in address space of external memory arniml 7420d 17h /t48/tags/rel_1_2/sw/verif/
99 initial check-in arniml 7420d 17h /t48/tags/rel_1_2/sw/verif/
97 initial check-in arniml 7420d 18h /t48/tags/rel_1_2/sw/verif/
95 check counter inactivity arniml 7421d 16h /t48/tags/rel_1_2/sw/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.