OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [rtl/] - Rev 344

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
344 release 1.4 arniml 506d 09h /t48/tags/rel_1_4/rtl/
342 merge branch wip_t2x into trunk arniml 506d 09h /t48/trunk/rtl/
326 refine status_q update arniml 535d 11h /t48/trunk/rtl/
325 experimental upi41_db_bus variant with asynchronous master interface arniml 535d 18h /t48/trunk/rtl/
323 - prevent change when master reads status
- relax master access timing
arniml 536d 17h /t48/trunk/rtl/
322 hold db_dir_o during entire access arniml 538d 08h /t48/trunk/rtl/
321 improve compatibility with modelsim and ghdl arniml 539d 06h /t48/trunk/rtl/
319 - add dma test
- update dma logic
arniml 541d 08h /t48/trunk/rtl/
318 t8042ah synth, fix warnings arniml 541d 12h /t48/trunk/rtl/
317 implement dma logic arniml 541d 14h /t48/trunk/rtl/
315 fix upi master interrupt enables, rectify p2 tests arniml 542d 14h /t48/trunk/rtl/
314 upi: remove include generics arniml 542d 18h /t48/trunk/rtl/
313 - implement flags/master interrupt
- add related test
arniml 543d 08h /t48/trunk/rtl/
312 add upi41a test for sts arniml 544d 05h /t48/trunk/rtl/
311 add t8042ah arniml 545d 06h /t48/trunk/rtl/
307 fix instance name arniml 546d 06h /t48/trunk/rtl/
305 add t8041 arniml 547d 06h /t48/trunk/rtl/
304 decoder: fix in state
upi41_db_bus: fix reset obf only for data read
arniml 547d 06h /t48/trunk/rtl/
303 add prelim upi41 support arniml 548d 07h /t48/trunk/rtl/
302 fix compile with ghdl arniml 1239d 13h /t48/trunk/rtl/
295 - remove unsupported CVS tags
- propset for Id
arniml 5555d 07h /t48/trunk/rtl/
292 New directory structure. root 5577d 17h /t48/trunk/rtl/
291 remove t48_opc_decoder component reference arniml 5889d 05h /trunk/rtl/
290 remove obsolete components arniml 5890d 07h /trunk/rtl/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5892d 05h /trunk/rtl/
275 fix sensitivity list arniml 6391d 02h /trunk/rtl/
273 reset counter_q arniml 6408d 12h /trunk/rtl/
272 fix entity port names arniml 6412d 14h /trunk/rtl/
271 initial check-in arniml 6412d 14h /trunk/rtl/
270 fix component name arniml 6412d 15h /trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.