OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [rtl/] [vhdl/] - Rev 313

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
313 - implement flags/master interrupt
- add related test
arniml 594d 10h /t48/tags/rel_1_4/rtl/vhdl/
312 add upi41a test for sts arniml 595d 06h /t48/tags/rel_1_4/rtl/vhdl/
311 add t8042ah arniml 596d 07h /t48/tags/rel_1_4/rtl/vhdl/
307 fix instance name arniml 597d 07h /t48/tags/rel_1_4/rtl/vhdl/
305 add t8041 arniml 598d 08h /t48/tags/rel_1_4/rtl/vhdl/
304 decoder: fix in state
upi41_db_bus: fix reset obf only for data read
arniml 598d 08h /t48/tags/rel_1_4/rtl/vhdl/
303 add prelim upi41 support arniml 599d 08h /t48/tags/rel_1_4/rtl/vhdl/
302 fix compile with ghdl arniml 1290d 15h /t48/tags/rel_1_4/rtl/vhdl/
295 - remove unsupported CVS tags
- propset for Id
arniml 5606d 09h /t48/tags/rel_1_4/rtl/vhdl/
292 New directory structure. root 5628d 19h /t48/tags/rel_1_4/rtl/vhdl/
291 remove t48_opc_decoder component reference arniml 5940d 07h /t48/tags/rel_1_4/rtl/vhdl/
290 remove obsolete components arniml 5941d 09h /t48/tags/rel_1_4/rtl/vhdl/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5943d 07h /t48/tags/rel_1_4/rtl/vhdl/
275 fix sensitivity list arniml 6442d 03h /t48/tags/rel_1_4/rtl/vhdl/
273 reset counter_q arniml 6459d 14h /t48/tags/rel_1_4/rtl/vhdl/
272 fix entity port names arniml 6463d 16h /t48/tags/rel_1_4/rtl/vhdl/
271 initial check-in arniml 6463d 16h /t48/tags/rel_1_4/rtl/vhdl/
270 fix component name arniml 6463d 16h /t48/tags/rel_1_4/rtl/vhdl/
262 name keyword added arniml 6599d 03h /t48/tags/rel_1_4/rtl/vhdl/
261 * name tag added
* restriction concerning expander port removed
arniml 6599d 03h /t48/tags/rel_1_4/rtl/vhdl/
249 Fix bug report
"Deassertion of PROG too early"
PROG is deasserted at end of XTAL3 now
arniml 6599d 03h /t48/tags/rel_1_4/rtl/vhdl/
247 initial check-in arniml 6599d 06h /t48/tags/rel_1_4/rtl/vhdl/
231 obsoleted by new memory concept arniml 6622d 03h /t48/tags/rel_1_4/rtl/vhdl/
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6622d 03h /t48/tags/rel_1_4/rtl/vhdl/
226 replaced syn_ram with generic_ram_ena arniml 6622d 03h /t48/tags/rel_1_4/rtl/vhdl/
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6622d 03h /t48/tags/rel_1_4/rtl/vhdl/
224 initial check-in arniml 6622d 03h /t48/tags/rel_1_4/rtl/vhdl/
222 add note about clock enable for data memory RAM macro arniml 6623d 03h /t48/tags/rel_1_4/rtl/vhdl/
221 new input xtal_en_i arniml 6623d 03h /t48/tags/rel_1_4/rtl/vhdl/
220 new input xtal_en_i arniml 6623d 04h /t48/tags/rel_1_4/rtl/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.