OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 The BRK instruction is working. The reset vector was tested also. creep 5615d 19h /t6507lp/
103 Some early modifications to support the special stack instructions. creep 5616d 13h /t6507lp/
102 Some early modifications to support the special stack instructions. creep 5616d 15h /t6507lp/
101 Absolute indirect addressing mode is coded and simulated. creep 5616d 19h /t6507lp/
100 IDY WRITE TYPE instructions are coded and simulated. creep 5616d 20h /t6507lp/
99 Only Package.v should be used. creep 5616d 20h /t6507lp/
98 Updated status and some comments. creep 5616d 20h /t6507lp/
97 Removed obsolete TODO. creep 5616d 20h /t6507lp/
96 IDY READ TYPE instructions are coded and simulated.
IDY WRITE TYPE instructions are coded but still requires simulation.		 creep 5619d 12h /t6507lp/
95 IDX addressing mode is also 100%, coded and simulated. creep 5619d 16h /t6507lp/
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5620d 12h /t6507lp/
93 Opcode for BNE was wrong. creep 5620d 14h /t6507lp/
92 Absolute indexed mode working properly. All cases were simulated. creep 5620d 19h /t6507lp/
91 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page IS crossed is coded and simulated. creep 5620d 19h /t6507lp/
90 CMP, CPX and CPY affect carry flag (in this case it indicates a borrow) but they don't affect overflow. gabrieloshiro 5620d 19h /t6507lp/
89 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page is NOT crossed is coded and simulated. creep 5620d 19h /t6507lp/
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5620d 20h /t6507lp/
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5621d 11h /t6507lp/
86 Zero page indexed mode is working fine. creep 5621d 15h /t6507lp/
85 alu_x and alu_y variables created. gabrieloshiro 5621d 20h /t6507lp/
84 X and Y register are passed from ALU to FSM. gabrieloshiro 5621d 20h /t6507lp/
83 Completed HAL checking. All the relevant warnings and errors were removed. creep 5621d 20h /t6507lp/
82 Did some checking with HAL and fixed 20+ warnings and errors. creep 5622d 12h /t6507lp/
81 Decimal mode (BCD) is working. gabrieloshiro 5622d 13h /t6507lp/
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5622d 13h /t6507lp/
79 ALU testbench added. gabrieloshiro 5622d 14h /t6507lp/
78 ZPG coded and simulated. creep 5622d 14h /t6507lp/
77 ZPG coded. Simulation is halfway. creep 5622d 15h /t6507lp/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.		 creep 5622d 15h /t6507lp/
75 First working version! gabrieloshiro 5622d 15h /t6507lp/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.