OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5601d 05h /t6507lp/trunk/
79 ALU testbench added. gabrieloshiro 5601d 06h /t6507lp/trunk/
78 ZPG coded and simulated. creep 5601d 06h /t6507lp/trunk/
77 ZPG coded. Simulation is halfway. creep 5601d 07h /t6507lp/trunk/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.		 creep 5601d 07h /t6507lp/trunk/
75 First working version! gabrieloshiro 5601d 07h /t6507lp/trunk/
74 The file now describes who is doing what. creep 5601d 07h /t6507lp/trunk/
72 Project management folder. creep 5601d 07h /t6507lp/trunk/
71 Four addressing modes are simulated: immediate, accumulator, implied and absolute.
The simulation was done using a testbench that contains a small memory inside.		 creep 5601d 07h /t6507lp/trunk/
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.		 creep 5605d 04h /t6507lp/trunk/
69 Added signal origin/destination. creep 5605d 06h /t6507lp/trunk/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.		 creep 5605d 06h /t6507lp/trunk/
67 File name change to lowercase. HAL says so! creep 5605d 08h /t6507lp/trunk/
66 File name change to lowercase. HAL says so! creep 5605d 08h /t6507lp/trunk/
65 Now the blocks are connected. gabrieloshiro 5606d 03h /t6507lp/trunk/
64 Constant were wrong. gabrieloshiro 5606d 03h /t6507lp/trunk/
63 Fixed several HAL warnings. Still plenty to do. creep 5606d 03h /t6507lp/trunk/
62 The DUT file name changed. creep 5606d 03h /t6507lp/trunk/
61 File name change to lowercase. HAL says so! creep 5606d 04h /t6507lp/trunk/
60 File name change. HAL says so! creep 5606d 04h /t6507lp/trunk/
59 I`ve fixed some latch creation. gabrieloshiro 5606d 04h /t6507lp/trunk/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5606d 05h /t6507lp/trunk/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5606d 05h /t6507lp/trunk/
56 Several changes in the output logic to respect the pipelining. creep 5606d 05h /t6507lp/trunk/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5606d 06h /t6507lp/trunk/
54 Processor Status register modified. gabrieloshiro 5606d 08h /t6507lp/trunk/
53 Added default header. creep 5606d 13h /t6507lp/trunk/
52 Removed unecessary always block. creep 5607d 04h /t6507lp/trunk/
51 Some first ideas on testbench. creep 5607d 04h /t6507lp/trunk/
49 Bla bla bla gabrieloshiro 5607d 06h /t6507lp/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.