OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Decimal mode (BCD) is working. gabrieloshiro 5583d 21h /t6507lp/trunk/
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5583d 21h /t6507lp/trunk/
79 ALU testbench added. gabrieloshiro 5583d 22h /t6507lp/trunk/
78 ZPG coded and simulated. creep 5583d 22h /t6507lp/trunk/
77 ZPG coded. Simulation is halfway. creep 5583d 23h /t6507lp/trunk/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.
creep 5583d 23h /t6507lp/trunk/
75 First working version! gabrieloshiro 5583d 23h /t6507lp/trunk/
74 The file now describes who is doing what. creep 5584d 00h /t6507lp/trunk/
72 Project management folder. creep 5584d 00h /t6507lp/trunk/
71 Four addressing modes are simulated: immediate, accumulator, implied and absolute.
The simulation was done using a testbench that contains a small memory inside.
creep 5584d 00h /t6507lp/trunk/
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.
creep 5587d 20h /t6507lp/trunk/
69 Added signal origin/destination. creep 5587d 22h /t6507lp/trunk/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.
creep 5587d 23h /t6507lp/trunk/
67 File name change to lowercase. HAL says so! creep 5588d 00h /t6507lp/trunk/
66 File name change to lowercase. HAL says so! creep 5588d 00h /t6507lp/trunk/
65 Now the blocks are connected. gabrieloshiro 5588d 19h /t6507lp/trunk/
64 Constant were wrong. gabrieloshiro 5588d 20h /t6507lp/trunk/
63 Fixed several HAL warnings. Still plenty to do. creep 5588d 20h /t6507lp/trunk/
62 The DUT file name changed. creep 5588d 20h /t6507lp/trunk/
61 File name change to lowercase. HAL says so! creep 5588d 20h /t6507lp/trunk/
60 File name change. HAL says so! creep 5588d 20h /t6507lp/trunk/
59 I`ve fixed some latch creation. gabrieloshiro 5588d 20h /t6507lp/trunk/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5588d 21h /t6507lp/trunk/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5588d 21h /t6507lp/trunk/
56 Several changes in the output logic to respect the pipelining. creep 5588d 21h /t6507lp/trunk/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5588d 22h /t6507lp/trunk/
54 Processor Status register modified. gabrieloshiro 5589d 01h /t6507lp/trunk/
53 Added default header. creep 5589d 05h /t6507lp/trunk/
52 Removed unecessary always block. creep 5589d 20h /t6507lp/trunk/
51 Some first ideas on testbench. creep 5589d 20h /t6507lp/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.