OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.
creep 5633d 07h /t6507lp/trunk/rtl/
67 File name change to lowercase. HAL says so! creep 5633d 09h /t6507lp/trunk/rtl/
66 File name change to lowercase. HAL says so! creep 5633d 09h /t6507lp/trunk/rtl/
65 Now the blocks are connected. gabrieloshiro 5634d 04h /t6507lp/trunk/rtl/
64 Constant were wrong. gabrieloshiro 5634d 04h /t6507lp/trunk/rtl/
63 Fixed several HAL warnings. Still plenty to do. creep 5634d 04h /t6507lp/trunk/rtl/
62 The DUT file name changed. creep 5634d 04h /t6507lp/trunk/rtl/
61 File name change to lowercase. HAL says so! creep 5634d 04h /t6507lp/trunk/rtl/
60 File name change. HAL says so! creep 5634d 04h /t6507lp/trunk/rtl/
59 I`ve fixed some latch creation. gabrieloshiro 5634d 04h /t6507lp/trunk/rtl/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5634d 05h /t6507lp/trunk/rtl/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5634d 05h /t6507lp/trunk/rtl/
56 Several changes in the output logic to respect the pipelining. creep 5634d 05h /t6507lp/trunk/rtl/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5634d 06h /t6507lp/trunk/rtl/
54 Processor Status register modified. gabrieloshiro 5634d 09h /t6507lp/trunk/rtl/
53 Added default header. creep 5634d 13h /t6507lp/trunk/rtl/
52 Removed unecessary always block. creep 5635d 04h /t6507lp/trunk/rtl/
51 Some first ideas on testbench. creep 5635d 04h /t6507lp/trunk/rtl/
48 Updated reference to header file. creep 5635d 07h /t6507lp/trunk/rtl/
47 Added a new folder where the users should run the tools. creep 5635d 07h /t6507lp/trunk/rtl/
45 Removed the CVS $log tag. creep 5635d 07h /t6507lp/trunk/rtl/
44 Now it is compiling using ncvlog. creep 5635d 07h /t6507lp/trunk/rtl/
38 root 5636d 07h /t6507lp/trunk/rtl/
37 Some minor fixes. Now we are trying to make it synthesizable. gabrieloshiro 5637d 04h /trunk/rtl/
36 All module names are written using uppercase letters now. gabrieloshiro 5637d 04h /trunk/rtl/
35 Several wires created to help code readibility. creep 5637d 04h /trunk/rtl/
34 Fixed state names. creep 5637d 06h /trunk/rtl/
33 Some portion of the absolute indexed mode is done, yet is fully nonfunctional. creep 5637d 06h /trunk/rtl/
32 Documentation is wrong. I`ve just kept the standard. Some ALU operations are not working 100%. Most of them don`t affect Processor Status Register yet. However the main body will be like this. :D gabrieloshiro 5637d 06h /trunk/rtl/
31 Added zero page indexed mode. creep 5637d 07h /trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.