OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 After a long weekend of thinking how to do this.. I've decided instead to not strive for a single-cycle computer.
Now, instead, ALU operations will be 2 cycle along with memory operations, and data movement operations are still 1 cycle
earlz 4408d 03h /tinycpu/trunk/
29 Well, added a testcase for testing the ALU bitwise operations and found a very large problem.
I'm pretty sure that the decoder needs to be partially unclocked because it essentially makes the ALU clocked how it is now, which is very bad.
earlz 4411d 10h /tinycpu/trunk/
28 Ok now registerfile is correct. Only using rising_edge. Now DataOut is the same as DataIn when WriteEnable is asserted.
Some of my tests had to be changed because I was expecting the DataOut to be updated 1 clock cycle after the instruction rather than on the same clock cycle.
Now it's truly single-cycle and without all the weird regIn stuff on the carryovers
earlz 4412d 04h /tinycpu/trunk/
27 Added a few ALU opcodes and came across a weird propogation delay issue with my registerfile.
As a workaround, I'm trying to use falling_edge instead of rising_edge. We shall see if I regret this later
earlz 4412d 10h /tinycpu/trunk/
26 Added extra check to make sure fetcher works properly after memory write earlz 4412d 11h /tinycpu/trunk/
25 Wait for memory state now works as expected, and opcode `mov [reg], immd` works now earlz 4412d 15h /tinycpu/trunk/
24 Good news, mov to IP actually works as expected! earlz 4413d 09h /tinycpu/trunk/
23 Added top module for testing how our memory and cpu will work together. (hint: success)
Messing around with a small timing issue in core
earlz 4413d 09h /tinycpu/trunk/
22 Added to process sensitivity list to avoid warning and added ELSE for IR so it doesn't generate a latch earlz 4414d 01h /tinycpu/trunk/
21 The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it. earlz 4414d 01h /tinycpu/trunk/
20 fuck it. All sorts of broken, will try to fix it tomorrow earlz 4415d 01h /tinycpu/trunk/
19 Got beginning of core/decoder for the CPU earlz 4415d 03h /tinycpu/trunk/
18 Finished memory controller earlz 4418d 12h /tinycpu/trunk/
17 Added fetch component for fetching from memory to instruction register
Added additional testing for carryover to make sure it's correct
earlz 4419d 02h /tinycpu/trunk/
16 Renamed incdec to carryover (see design for why).
carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.
earlz 4422d 04h /tinycpu/trunk/
15 Added README, LICENSE, and the (so far not created) incdec component earlz 4424d 02h /tinycpu/trunk/
14 Added ALU with all the operations we'll need. Synthesizes as well trivially earlz 4424d 10h /tinycpu/trunk/
13 Forgot about the new library I added earlz 4424d 12h /tinycpu/trunk/
12 registerfile has ports for every register now
makefile now uses GHW file format for gtkwave instead of VCD
earlz 4424d 13h /tinycpu/trunk/
11 Finally, it synthesizes to BRAM.. Possibly need to fix how the DataOut syncs with WriteEnable and Address though if I plan to both read and write on the same clock edge earlz 4428d 02h /tinycpu/trunk/
10 Just committing so I can keep this original that passes simulation, but still synthesizes to LUTs earlz 4428d 03h /tinycpu/trunk/
9 Trying to add a byte-enable to the RAM. Used Xilinx's template for it, but ghdl won't pass the testbench earlz 4428d 11h /tinycpu/trunk/
8 Added blockram for inferring actual block RAM.
Now we need a memory controller, not a crappy memory emulation thing
earlz 4429d 10h /tinycpu/trunk/
7 Changed memory to fix bound check error
Decreased size of RAM since 4096 bytes of RAM would require an FPGA with more than 32K flip-flops (mine has ~4000)
earlz 4429d 11h /tinycpu/trunk/
6 Reworked memory code to hopefully synthesize better earlz 4429d 16h /tinycpu/trunk/
5 Modified registerfile to be dual-port for both read and write earlz 4430d 03h /tinycpu/trunk/
4 Added internal memory interface
Updated design
earlz 4430d 11h /tinycpu/trunk/
3 Updated registerfile to have 2 read ports
Added super rough design document mainly just for brainstorming
earlz 4431d 03h /tinycpu/trunk/
2 Initial commit earlz 4431d 04h /tinycpu/trunk/
1 The project and the structure was created root 4431d 07h /tinycpu/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.