OpenCores
URL https://opencores.org/ocsvn/usb_dongle_fpga/usb_dongle_fpga/trunk

Subversion Repositories usb_dongle_fpga

[/] [usb_dongle_fpga/] [tags/] [version_1_5/] - Rev 53

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 New directory structure. root 5582d 03h /usb_dongle_fpga/tags/version_1_5/
45 This commit was manufactured by cvs2svn to create tag 'version_1_5'. 5908d 04h /tags/version_1_5/
36 Initial commit of EPCS1 (FPGA configuration memory) programmet to update dongle firmware nuubik 5943d 03h /trunk/
35 Fixed postcode nibbles swapped issue added D0 D11 commands for IO port 0x88
(enable/disable memory reads)
nuubik 5943d 03h /trunk/
34 For download of v5 dongle tool and manual nuubik 5945d 04h /trunk/
33 For download of v5 web release nuubik 5945d 05h /trunk/
32 For download of v5 datasheet nuubik 5945d 05h /trunk/
31 Newest available schematic nuubik 5945d 22h /trunk/
30 Fixed some typos in document nuubik 5945d 22h /trunk/
29 Added link to cheap ($40) ByteBlaster clone cable to update notice and fix'ed help typo nuubik 5945d 22h /trunk/
28 Quartus project files for HW code 5 project files nuubik 5946d 23h /trunk/
27 Initial commit of post code logger block and fifo used in the logger nuubik 5946d 23h /trunk/
26 Added flash_sts status check as flash_sts pin works now (flas_sts had 2 inputs pins what caused it not to work propery now one is highZ output).
Added post code logger block and LPC IO write flow control and flash lock when flash is programmed
nuubik 5946d 23h /trunk/
25 Added flash_sts status check as flash_sts pin works now (flas_sts had 2 inputs pins what caused it not to work propery now one is highZ output).
Added 64K byte block read when read length is 0
nuubik 5946d 23h /trunk/
24 Added changes for new dongle HW code 5 features nuubik 5946d 23h /trunk/
23 Inlined dongle spesific Uspp code to dongle.py script separate Uspp is no longer needed.
Forced serial port to hw flow control mode.
Added support for new dongle HW code 5 to support fast read and fast write modes
nuubik 5946d 23h /trunk/
22 Inlined dongle spesific Uspp code to dongle.py script separate Uspp is no longer needed nuubik 5946d 23h /trunk/
20 Fix'ed TAR cycle second part this is not critical update nuubik 5960d 02h /trunk/
19 Fix'ed cycle type init code copy/pase mistake nuubik 5960d 04h /trunk/
18 Fixed in reset init of some trigers (this should not have generated extra hardware in FPGA but just to be on the safe side) nuubik 5961d 03h /trunk/
17 changed version code to 04 and added spy mode by puting jumpers on header and also implemented LPC Firmware Hub read to enable this booting mode (selectable by header jumper see documentation) nuubik 5961d 04h /trunk/
16 Synchronisation with OpenCores release nuubik 6094d 00h /trunk/
15 changed version code to 03 and disabled spy mode on juper setting 00 (this disabled booting but postcode IO write was displayed) nuubik 6211d 03h /trunk/
14 added comment on POR time influence when booting from LPC dongle nuubik 6223d 02h /trunk/
12 Added windows py bindings check with nice info print with link to installer nuubik 6324d 20h /trunk/
11 one ; in line end possible runtime error nuubik 6324d 20h /trunk/
10 fixed a typo nuubik 6328d 18h /trunk/
9 Made failing on port open retry nuubik 6328d 18h /trunk/
8 Added PCB level test options nuubik 6329d 01h /trunk/
7 Fixed pin modes and resyntesized nuubik 6329d 01h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.