OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 new TB unneback 5042d 14h /versatile_mem_ctrl/
93 unneback 5053d 11h /versatile_mem_ctrl/
92 unneback 5053d 11h /versatile_mem_ctrl/
91 unneback 5053d 11h /versatile_mem_ctrl/
90 unneback 5053d 11h /versatile_mem_ctrl/
89 unneback 5053d 11h /versatile_mem_ctrl/
88 unneback 5053d 11h /versatile_mem_ctrl/
87 unneback 5053d 11h /versatile_mem_ctrl/
86 mikaeljf 5105d 18h /versatile_mem_ctrl/
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5106d 18h /versatile_mem_ctrl/
84 mikaeljf 5110d 17h /versatile_mem_ctrl/
83 mikaeljf 5111d 12h /versatile_mem_ctrl/
82 mikaeljf 5111d 17h /versatile_mem_ctrl/
81 mikaeljf 5112d 13h /versatile_mem_ctrl/
80 mikaeljf 5112d 14h /versatile_mem_ctrl/
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5150d 04h /versatile_mem_ctrl/
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5152d 11h /versatile_mem_ctrl/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5160d 10h /versatile_mem_ctrl/
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5165d 10h /versatile_mem_ctrl/
75 mikaeljf 5165d 12h /versatile_mem_ctrl/
74 Minor update of rtl Makefile. mikaeljf 5169d 11h /versatile_mem_ctrl/
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5169d 12h /versatile_mem_ctrl/
72 Restored lost revisions 69 and 70. mikaeljf 5169d 12h /versatile_mem_ctrl/
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5169d 13h /versatile_mem_ctrl/
70 mikaeljf 5172d 19h /versatile_mem_ctrl/
69 mikaeljf 5173d 16h /versatile_mem_ctrl/
68 cleaqnup unneback 5175d 04h /versatile_mem_ctrl/
67 added FSM for wb if unneback 5175d 04h /versatile_mem_ctrl/
66 unneback 5175d 07h /versatile_mem_ctrl/
65 added unneback 5175d 07h /versatile_mem_ctrl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.