OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] - Rev 79

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5204d 22h /versatile_mem_ctrl/trunk/
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5207d 05h /versatile_mem_ctrl/trunk/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5215d 03h /versatile_mem_ctrl/trunk/
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5220d 04h /versatile_mem_ctrl/trunk/
75 mikaeljf 5220d 05h /versatile_mem_ctrl/trunk/
74 Minor update of rtl Makefile. mikaeljf 5224d 04h /versatile_mem_ctrl/trunk/
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5224d 05h /versatile_mem_ctrl/trunk/
72 Restored lost revisions 69 and 70. mikaeljf 5224d 06h /versatile_mem_ctrl/trunk/
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5224d 07h /versatile_mem_ctrl/trunk/
70 mikaeljf 5227d 13h /versatile_mem_ctrl/trunk/
69 mikaeljf 5228d 10h /versatile_mem_ctrl/trunk/
68 cleaqnup unneback 5229d 22h /versatile_mem_ctrl/trunk/
67 added FSM for wb if unneback 5229d 22h /versatile_mem_ctrl/trunk/
66 unneback 5230d 01h /versatile_mem_ctrl/trunk/
65 added unneback 5230d 01h /versatile_mem_ctrl/trunk/
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5231d 00h /versatile_mem_ctrl/trunk/
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5231d 08h /versatile_mem_ctrl/trunk/
62 Added note to sdr_16_defines.v asking if it's still used julius 5231d 10h /versatile_mem_ctrl/trunk/
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5235d 08h /versatile_mem_ctrl/trunk/
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5235d 08h /versatile_mem_ctrl/trunk/
59 counter changed to shift register unneback 5235d 10h /versatile_mem_ctrl/trunk/
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5236d 11h /versatile_mem_ctrl/trunk/
57 added support for early termination of burst access unneback 5237d 13h /versatile_mem_ctrl/trunk/
56 corrected fifo_rd_data in state w4d unneback 5239d 06h /versatile_mem_ctrl/trunk/
55 Fixed up sdr16 dqm output julius 5240d 01h /versatile_mem_ctrl/trunk/
54 dqm moved into FSM unneback 5240d 22h /versatile_mem_ctrl/trunk/
53 unneback 5240d 22h /versatile_mem_ctrl/trunk/
52 act exit for read updated unneback 5242d 00h /versatile_mem_ctrl/trunk/
51 act exit for read updated unneback 5242d 00h /versatile_mem_ctrl/trunk/
50 Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily julius 5242d 02h /versatile_mem_ctrl/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.