OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 113

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 ddr3 unneback 4719d 22h /versatile_mem_ctrl/trunk/rtl/
112 ddr3 unneback 4719d 22h /versatile_mem_ctrl/trunk/rtl/
111 major update unneback 4720d 00h /versatile_mem_ctrl/trunk/rtl/
110 files deleted unneback 4720d 00h /versatile_mem_ctrl/trunk/rtl/
107 corrected signal type for ba unneback 4876d 04h /versatile_mem_ctrl/trunk/rtl/
106 added texinfo User guide and updated fsm unneback 4893d 15h /versatile_mem_ctrl/trunk/rtl/
105 versatile_mem modules naming unneback 4900d 22h /versatile_mem_ctrl/trunk/rtl/
104 versatile_mem modules naming unneback 4900d 22h /versatile_mem_ctrl/trunk/rtl/
102 cleaning up unneback 4931d 22h /versatile_mem_ctrl/trunk/rtl/
101 cleaning up unneback 4931d 22h /versatile_mem_ctrl/trunk/rtl/
100 unneback 4931d 22h /versatile_mem_ctrl/trunk/rtl/
98 updates unneback 5035d 03h /versatile_mem_ctrl/trunk/rtl/
97 updated tb and sdram16 unneback 5035d 16h /versatile_mem_ctrl/trunk/rtl/
95 new files unneback 5070d 17h /versatile_mem_ctrl/trunk/rtl/
86 mikaeljf 5142d 05h /versatile_mem_ctrl/trunk/rtl/
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5143d 05h /versatile_mem_ctrl/trunk/rtl/
84 mikaeljf 5147d 04h /versatile_mem_ctrl/trunk/rtl/
82 mikaeljf 5148d 04h /versatile_mem_ctrl/trunk/rtl/
81 mikaeljf 5149d 01h /versatile_mem_ctrl/trunk/rtl/
80 mikaeljf 5149d 02h /versatile_mem_ctrl/trunk/rtl/
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5186d 15h /versatile_mem_ctrl/trunk/rtl/
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5188d 22h /versatile_mem_ctrl/trunk/rtl/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5196d 21h /versatile_mem_ctrl/trunk/rtl/
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5201d 22h /versatile_mem_ctrl/trunk/rtl/
75 mikaeljf 5201d 23h /versatile_mem_ctrl/trunk/rtl/
74 Minor update of rtl Makefile. mikaeljf 5205d 22h /versatile_mem_ctrl/trunk/rtl/
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5205d 23h /versatile_mem_ctrl/trunk/rtl/
72 Restored lost revisions 69 and 70. mikaeljf 5206d 00h /versatile_mem_ctrl/trunk/rtl/
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5206d 00h /versatile_mem_ctrl/trunk/rtl/
70 mikaeljf 5209d 06h /versatile_mem_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.