OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 delete rehayes 5360d 10h /xgate/
38 Nov 9 2009 update notes rehayes 5360d 11h /xgate/
37 RAM model breakout for testbench rehayes 5360d 11h /xgate/
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5360d 11h /xgate/
35 Add byte lane select input to all tasks rehayes 5360d 12h /xgate/
34 minor changes related to wishbone master interface rehayes 5360d 12h /xgate/
33 Update with some new pin information rehayes 5360d 12h /xgate/
32 added ram block rehayes 5360d 12h /xgate/
31 Cleanup for MAX_CHANNEL bus rehayes 5372d 07h /xgate/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5372d 07h /xgate/
29 Added some constant assigments, still needs more work to complete rehayes 5372d 07h /xgate/
28 Added comment line rehayes 5372d 07h /xgate/
27 Subversion test, no actual code changes rehayes 5385d 05h /xgate/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5387d 08h /xgate/
25 Fix connected net name rehayes 5387d 08h /xgate/
24 Delete unused inputs rehayes 5387d 09h /xgate/
23 Oct 7, 2009 Update rehayes 5393d 06h /xgate/
22 Updated with figures and some new features rehayes 5393d 07h /xgate/
21 Added timeout, total error count, and XGCHN test rehayes 5393d 07h /xgate/
20 Added event signal for compare error tracking in top level test bench. rehayes 5393d 07h /xgate/
19 Verilog memory image for testing rehayes 5393d 07h /xgate/
18 Complete XGCHN test code rehayes 5393d 07h /xgate/
17 Additions for XGCHID debug commands rehayes 5393d 07h /xgate/
16 Copy of what was in the bench directory rehayes 5393d 07h /xgate/
15 Fix R1 load at boot up, add debug features rehayes 5406d 05h /xgate/
14 Sept 23 2009 Change update rehayes 5407d 07h /xgate/
13 Debug functions test code rehayes 5407d 07h /xgate/
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5407d 07h /xgate/
11 Update with Single Step debuging test rehayes 5407d 07h /xgate/
10 Minor Cleanup rehayes 5412d 07h /xgate/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.