OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Minor change to instruction set details. rehayes 5378d 15h /xgate/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5378d 15h /xgate/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5378d 15h /xgate/
52 Minor changes to aide waveform debug rehayes 5378d 15h /xgate/
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5394d 11h /xgate/
50 incremental update to match status bit changes rehayes 5394d 11h /xgate/
49 First pass with instruction set details rehayes 5394d 12h /xgate/
48 Update for SBC ana ADC condition code changes rehayes 5394d 12h /xgate/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5394d 12h /xgate/
46 Update to remove stack registers and add new register text. rehayes 5426d 10h /xgate/
45 Update to remove stack registers and add new register text. rehayes 5426d 10h /xgate/
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 09h /xgate/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 09h /xgate/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5428d 09h /xgate/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5429d 11h /xgate/
40 Update for single program counter adder rehayes 5449d 14h /xgate/
39 delete rehayes 5457d 15h /xgate/
38 Nov 9 2009 update notes rehayes 5457d 16h /xgate/
37 RAM model breakout for testbench rehayes 5457d 16h /xgate/
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5457d 16h /xgate/
35 Add byte lane select input to all tasks rehayes 5457d 16h /xgate/
34 minor changes related to wishbone master interface rehayes 5457d 16h /xgate/
33 Update with some new pin information rehayes 5457d 16h /xgate/
32 added ram block rehayes 5457d 16h /xgate/
31 Cleanup for MAX_CHANNEL bus rehayes 5469d 11h /xgate/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5469d 11h /xgate/
29 Added some constant assigments, still needs more work to complete rehayes 5469d 11h /xgate/
28 Added comment line rehayes 5469d 11h /xgate/
27 Subversion test, no actual code changes rehayes 5482d 09h /xgate/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5484d 12h /xgate/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.