OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Add ability at insert wait states on RAM access rehayes 5246d 15h /xgate/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5246d 15h /xgate/
58 WISHBONE Bus update. rehayes 5298d 15h /xgate/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5298d 18h /xgate/
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5314d 19h /xgate/
55 Minor change to instruction set details. rehayes 5314d 19h /xgate/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5314d 19h /xgate/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5314d 19h /xgate/
52 Minor changes to aide waveform debug rehayes 5314d 19h /xgate/
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5330d 15h /xgate/
50 incremental update to match status bit changes rehayes 5330d 15h /xgate/
49 First pass with instruction set details rehayes 5330d 16h /xgate/
48 Update for SBC ana ADC condition code changes rehayes 5330d 16h /xgate/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5330d 16h /xgate/
46 Update to remove stack registers and add new register text. rehayes 5362d 14h /xgate/
45 Update to remove stack registers and add new register text. rehayes 5362d 14h /xgate/
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5364d 13h /xgate/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5364d 13h /xgate/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5364d 13h /xgate/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5365d 15h /xgate/
40 Update for single program counter adder rehayes 5385d 18h /xgate/
39 delete rehayes 5393d 19h /xgate/
38 Nov 9 2009 update notes rehayes 5393d 20h /xgate/
37 RAM model breakout for testbench rehayes 5393d 20h /xgate/
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5393d 20h /xgate/
35 Add byte lane select input to all tasks rehayes 5393d 20h /xgate/
34 minor changes related to wishbone master interface rehayes 5393d 20h /xgate/
33 Update with some new pin information rehayes 5393d 20h /xgate/
32 added ram block rehayes 5393d 20h /xgate/
31 Cleanup for MAX_CHANNEL bus rehayes 5405d 15h /xgate/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.